поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72344 датащи(PDF) 182 Page - STMicroelectronics

номер детали ST72344
подробное описание детали  8-BIT MCU WITH UP TO 16K FLASH MEMORY, 10-BIT ADC, TWO 16-BIT TIMERS, TWO I2C, SPI, SCI
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344 датащи(HTML) 182 Page - STMicroelectronics

Back Button ST72344 Datasheet HTML 178Page - STMicroelectronics ST72344 Datasheet HTML 179Page - STMicroelectronics ST72344 Datasheet HTML 180Page - STMicroelectronics ST72344 Datasheet HTML 181Page - STMicroelectronics ST72344 Datasheet HTML 182Page - STMicroelectronics ST72344 Datasheet HTML 183Page - STMicroelectronics ST72344 Datasheet HTML 184Page - STMicroelectronics ST72344 Datasheet HTML 185Page - STMicroelectronics ST72344 Datasheet HTML 186Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 182 / 191 page
background image
ST72340, ST72344, ST72345
182/191
OPTION BYTES (Cont’d)
OPTION BYTE 1
OPT7 = RSTC RESET clock cycle selection
This option bit selects the number of CPU cycles
inserted during the RESET phase and when exit-
ing HALT mode. For resonator oscillators, it is ad-
vised to select 4096 due to the long crystal stabili-
zation time.
0: Reset phase with 4096 CPU cycles
1: Reset phase with 256 CPU cycles
OPT6:4 = OSCRANGE[2:0] Oscillator range
When the internal RC oscillator is not selected
(Option OSC=1), these option bits select the range
of the resonator oscillator current source or the ex-
ternal clock source.
OPT3 = OSC RC Oscillator selection
0: RC oscillator on
1: RC oscillator off
OPT2 = DIV2EN PLL Divide by 2 enable
0: PLL division by 2 enabled
1: PLL division by 2 disabled
Note: DIV2EN must be kept disabled when PLLx4
is enabled
OPT1 = PLLx4x8 PLL Factor selection
0: PLLx4
1: PLLx8
OPT0 = PLLOFF PLL disable
0: PLL enabled
1: PLL disabled (by-passed)
These option bits must be configured as described
in Table 32 depending on the voltage range and
the expected CPU frequency
Table 32. List of valid option combinations
Note:
1. For a target ratio of x4 between 3.3V - 3.65V,
this is the recommended configuration.
OSCRANGE
21
0
Typ.
frequency
range with
Resonator
LP
1~2MHz
0
0
0
MP
2~4MHz
0
0
1
MS
4~8MHz
0
1
0
HS
8~16MHz
0
1
1
Reserved
1
0
0
External Clock
10
1
11
0
11
1
Target
Ratio
VDD
Option Bits
DIV2
EN
PLL
OFF
PLL
x4x8
x41)
2.7V - 3.65V
x
0
0
x4
3.3V - 5.5V
00
1
x8
1
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com