ST72344 datasheet(139/191 Pages) STMICROELECTRONICS

139 / 191 page

ST72340, ST72344, ST72345

139/191

or by hardware when the peripheral is disabled

(PE = 0).

0: No write operation to Slave 1

1: Write operation performed to Slave 1

I2C3S INTERFACE (Cont’d)

Bit 2 = RF3 Read operation from Slave 3

This bit is set by hardware on reception of the di-

rection bit in the I2C address byte for Slave 3. It is

cleared by software reading the SR register when

there is no communication ongoing. It is also

cleared by hardware when the interface is disa-

bled (PE=0).

0: No read operation from Slave 3

1: Read operation performed from Slave 3

Bit 1= RF2 Read operation from Slave 2

This bit is set by hardware on reception of the di-

rection bit in the I2C address byte for Slave 2. It is

cleared by software reading the SR register when

there is no communication ongoing. It is also

cleared by hardware when the interface is disa-

bled (PE=0).

0: No read operation from Slave 2

1: Read operation performed from Slave 2

Bit 0= RF1 Read operation from Slave 1

This bit is set by hardware on reception of the di-

rection bit in the I2C address byte for Slave 1. It is

cleared by software reading SR register when

there is no communication ongoing. It is also

cleared by hardware when the interface is disa-

bled (PE=0).

0: No read operation from Slave 1

1: Read operation performed from Slave 1

I2C BYTE COUNT REGISTER (I2C3SBCR)

Read only

Reset Value: 0000 0000 (00h)

Bits 7:0 = NB [7:0] Byte Count Register

This register keeps a count of the number of bytes

received or transmitted through any of the three

addresses. This byte count is reset after reception

by a slave address of a new transfer and is incre-

mented after each byte is transferred. This register

is not limited by the full page length. It is also

cleared by hardware when interface is disabled

(PE =0).

I2C SLAVE 1 ADDRESS REGISTER

(I2C3SSAR1)

Read / Write

Reset Value : 0000 0000 (00h)

Bits 7:1 = ADDR[7:1] Address of Slave 1

This register contains the first 7 bits of Slave 1 ad-

dress (excluding the LSB) and is user program-

mable. It is also cleared by hardware when inter-

face is disabled (PE =0).

Bit 0= EN1 Enable bit for Slave Address 1

This bit is used to enable/disable Slave Address 1.

It is also cleared by hardware when interface is

disabled (PE =0).

0: Slave Address 1 disabled

1: Slave Address 1 enabled

I2C SLAVE 2 ADDRESS REGISTER

(I2C3SSAR2)

Read / Write

Reset Value: 0000 0000 (00h)

Bits 7:1 = ADDR[7:1] Address of Slave 2.

This register contains the first 7 bits of Slave 2 ad-

dress (excluding the LSB) and is user programma-

ble. It is also cleared by hardware when interface

is disabled (PE =0).

Bit 0= EN2 Enable bit for Slave Address 2

This bit is used to enable/disable Slave Address 2.

It is also cleared by hardware when interface is

disabled (PE =0).

0: Slave Address 2 disabled

1: Slave Address 2 enabled

NB7

NB6

NB5

NB4

NB3

NB2

NB1

NB0

ADDR

EN1

ADDR

EN2

ST72344 датащи(PDF) 139 Page - STMicroelectronics

ST72344 датащи(HTML) 139 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL