поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72340 датащи(PDF) 28 Page - STMicroelectronics

номер детали ST72340
подробное описание детали  8-BIT MCU WITH UP TO 16K FLASH MEMORY, 10-BIT ADC, TWO 16-BIT TIMERS, TWO I2C, SPI, SCI
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72340 датащи(HTML) 28 Page - STMicroelectronics

Back Button ST72340 Datasheet HTML 24Page - STMicroelectronics ST72340 Datasheet HTML 25Page - STMicroelectronics ST72340 Datasheet HTML 26Page - STMicroelectronics ST72340 Datasheet HTML 27Page - STMicroelectronics ST72340 Datasheet HTML 28Page - STMicroelectronics ST72340 Datasheet HTML 29Page - STMicroelectronics ST72340 Datasheet HTML 30Page - STMicroelectronics ST72340 Datasheet HTML 31Page - STMicroelectronics ST72340 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 191 page
background image
ST72340, ST72344, ST72345
28/191
7.1 PHASE LOCKED LOOP
The PLL can be used to multiply a 1MHz frequen-
cy from the RC oscillator or the external clock by 4
or 8 to obtain fOSC of 4 or 8 MHz. The PLL is ena-
bled and the multiplication factor of 4 or 8 is select-
ed by 3 option bits. Refer to Table 4 for the PLL
configuration depending on the required frequency
and the application voltage. Refer to Section 15.1
for the option byte description.
Table 4. PLL Configurations
1) For a target ratio of x4 between 3.3V - 3.65V,
this is the recommended configuration.
Figure 14. PLL Output Frequency Timing
Diagram
When the PLL is started, after reset or wakeup
from Halt mode or AWUFH mode, it outputs the
clock after a delay of tSTARTUP.
When the PLL output signal reaches the operating
frequency, the LOCKED bit in the SICSCR register
is set. Full PLL accuracy (ACCPLL) is reached after
a stabilization time of tSTAB (see Figure 14 )
Refer to Section 7.5.4 on page 35 for a description
of the LOCKED bit in the SICSR register.
Caution: The PLL is not recommended for appli-
cations where timing accuracy is required.
Target Ratio
VDD
PLL Ratio
DIV2
x41)
2.7V - 3.65V
x4
OFF
x4
3.3V - 5.5V
x8
ON
x8
x8
OFF
4/8 x
freq.
LOCKED bit set
tSTAB
tLOCK
input
tSTARTUP
t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com