Nexperia

74LVC2G53

2-channel analog multiplexer/demultiplexer

4. Marking

Table 2. Marking codes

Type number

Marking code[1]

74LVC2G53DP

V53

74LVC2G53DC

V53

74LVC2G53GT

V53

74LVC2G53GN

V3

74LVC2G53GS

V3

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram

001aah795

S

Z

E

Y0

Y1

Fig. 1. Logic symbol

001aad387

Z

Y0

S

Y1

E

Fig. 2. Logic diagram

6. Pinning information

6.1. Pinning

74LVC2G53

Z

VCC

E

Y0

GND

Y1

GND

S

001aae798

1

2

3

4

6

5

8

7

Fig. 3. Pin configuration SOT505-2 (TSSOP8) and

SOT765-1 (VSSOP8)

74LVC2G53

Y1

Y0

VCC

S

GND

E

Z

GND

001aae800

3

6

2

7

1

8

4

5

Transparent top view

Fig. 4. Pin configuration SOT833-1, SOT1116 and

SOT1203 (XSON8)

74LVC2G53

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 14 — 22 April 2021

2 / 23