Timing diagram

STSMIA832

18/23

1.

Note: DATA_IN and STROBE are the input signals, CLKH is an internal signal i.e internal extracted clock

having half frequency respect to the external clock. All others are output signals.

Figure 14.

Enabled sync mode (SYNC_SEL = VDD) (D1-D8 will transmit the input data DIN,