Nexperia

74HC11; 74HCT11

Triple 3-input AND gate

4. Functional diagram

mna793

3Y

3C

11

3B

10

3A

9

2C

5

2B

4

2A

3

1C

13

1B

2

1A

1

8

2Y

6

1Y

12

Fig. 1. Logic symbol

mna792

12

&

&

&

6

8

13

2

1

5

4

3

11

10

9

Fig. 2. IEC logic symbol

mna794

A

B

C

Y

Fig. 3. Logic diagram for one gate

5. Pinning information

5.1. Pinning

74HC11

74HCT11

1A

VCC

1B

1C

2A

1Y

2B

3C

2C

3B

2Y

3A

GND

3Y

001aal407

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 4. Pin configuration SOT108-1 (SO14)

74HC11

74HCT11

1A

VCC

1B

1C

2A

1Y

2B

3C

2C

3B

2Y

3A

GND

3Y

001aal408

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 5. Pin configuration SOT402-1 (TSSOP14)

5.2. Pin description

Table 2. Pin description

Symbol

Pin

Description

1A, 2A, 3A

1, 3, 9

data input

1B, 2B, 3B

2, 4, 10

data input

GND

7

ground (0 V)

1C, 2C, 3C

13, 5, 11

data input

1Y, 2Y, 3Y

12, 6, 8

data output

VCC

14

supply voltage

74HC_HCT11

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 8 — 11 August 2021

2 / 11