AD5384 datasheet(21/36 Pages) AD

21 / 36 page

AD5384

Rev. A | Page 21 of 36

FUNCTIONAL DESCRIPTION

DAC ARCHITECTURE—GENERAL

The AD5384 is a complete single-supply, 40-channel, voltage

output DAC offering 14-bit resolution, available in a 100-lead

CSPBGA package. It features two serial interfaces, SPI and I2C.

This family includes an internal1.25/2.5 V, 10 ppm/°C

reference that can be used to drive the buffered reference

inputs. Alternatively, an external reference can be used to drive

these inputs. Reference selection is via a bit in the control

in the control register; CR12 selects the reference magnitude if

the internal reference is selected. All channels have an on-chip

output amplifier with rail-to-rail output capable of driving 5 kΩ

in parallel with a 200 pF load.

VOUT

14-BIT

DAC

m REG

c REG

×1 INPUT

REG

×2

INPUT DATA

VREF (+)

AVDD

AGND

Figure 26. Single-Channel Architecture

The architecture of a single DAC channel consists of a14-bit

resistor-string DAC followed by an output buffer amplifier

operating at a gain of 2. This resistor-string architecture

guarantees DAC monotonicity. The 14-bitbinary digital code

loaded to the DAC register determines at which node on the

string the voltage is tapped off before being fed to the output

amplifier.

Each channel on these devices contains independent offset and

gain control registers allowing the user to digitally trim offset

and gain. These registers let the user calibrate out errors in the

complete signal chain including the DAC using the internal m

and c registers which hold the correction factors. All channels

are double buffered allowing synchronous updating of all

channels using the LDAC pin. Figure 26 shows a block diagram

of a single channel on the AD5384. The digital input transfer

function for each DAC can be represented as

x2 = [(m + 2)/ 2n × x1] + (c – 2n – 1)

where:

x2 is the data-word loaded to the resistor string DAC.

x1 is the 14-bit data-word written to the DAC input register.

m is the gain coefficient (default is 0x3FFE on the AD5384).

The gain coefficient is written to the 13 most significant bits

(DB13 to DB1) and the LSB (DB0) is 0.

n is the DAC resolution (n = 14 for AD5384).

c is the14-bit offset coefficient (default is 0x2000).

The complete transfer function for these devices can be

represented as

VOUT = 2 × VREF × x2/2n

where:

x2 is the data-word loaded to the resistor string DAC.

VREF is the internal reference voltage or the reference voltage

externally applied to the DAC REFOUT/REFIN pin. For

specified performance, an external reference voltage of 2.5 V is

recommended for the AD5384-5, and 1.25 V for the AD5384-3.

DATA DECODING

The AD5384 contains a 14-bit data bus, DB13-DB0. Depending

on the value of REG1 and REG0 outlined in Table 12, this data

is loaded into the addressed DAC input register(s), offset (c)

and gain (m) register contents are outlined in Table 13, Table 14,

and Table 15.

Table 12. Register Selection

REG1

REG0

Input Data Register (x1)

Offset Register (c)

Gain Register (m)

Special Function Registers (SFRs)

Table 13. DAC Data Format (REG1 = 1, REG0 = 1)

DB13 to DB0

DAC Output (V)

1111

2 VREF × (16383/16384)

1111

1110

2 VREF × (16382/16384)

0000

0001

2 VREF × (8193/16384)

0000

2 VREF × (8192/16384)

1111

2 VREF × (8191/16384)

0000

0001

2 VREF × (1/16384)

0000

Table 14. Offset Data Format (REG1 = 1, REG0 = 0)

DB13 to DB0

Offset (LSB)

1111

+8191

1111

1110

+8190

0000

0001

0000

1111

–1

0000

0001

–8191

0000

–8192

AD5384 датащи(PDF) 21 Page - Analog Devices

AD5384 датащи(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

датащи скачать

ссылки URL