поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD5362 датащи(PDF) 6 Page - Analog Devices

номер детали AD5362
подробное описание детали  8-Channel, 16/14-Bit, Serial Input, Voltage-Output DAC
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5362 датащи(HTML) 6 Page - Analog Devices

Back Button AD5362 Datasheet HTML 2Page - Analog Devices AD5362 Datasheet HTML 3Page - Analog Devices AD5362 Datasheet HTML 4Page - Analog Devices AD5362 Datasheet HTML 5Page - Analog Devices AD5362 Datasheet HTML 6Page - Analog Devices AD5362 Datasheet HTML 7Page - Analog Devices AD5362 Datasheet HTML 8Page - Analog Devices AD5362 Datasheet HTML 9Page - Analog Devices AD5362 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
AD5362/AD5363
Preliminary Technical Data
Rev. P
rF | Page 6 of 25
TIMING CHARACTERISTICS
DVCC = 2.3 V to 5.5 V; VDD = 8 V to 16.5 V; VSS = −4.5 V to −16.5 V; VREF = 3 V; AGND = DGND = SIGGND = 0 V;
RL = Open Circuit; Gain (m), Offset(c) and DAC Offset registers at default value; all specifications TMIN to TMAX, unless otherwise noted.
SPI INTERFACE (Figure 4 and Figure 5)
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
20
ns min
SCLK Cycle Time.
t2
8
ns min
SCLK High Time.
t3
8
ns min
SCLK Low Time.
t4
11
ns min
SYNC Falling Edge to SCLK Falling Edge Setup Time.
t5
20
ns min
Minimum SYNC High Time.
t6
10
ns min
24th SCLK Falling Edge to SYNC Rising Edge.
t7
5
ns min
Data Setup Time.
t8
4.5
ns min
Data Hold Time.
t93
42
ns max
SYNC Rising Edge to BUSY Falling Edge.
t10
1.25
µs max
BUSY Pulse Width Low (Single-Channel Update.) See
Table 7
t11
500
ns max
Single-Channel Update Cycle Time
t12
20
ns min
24th SCLK Falling Edge to LDAC Falling Edge.
t13
10
ns min
LDAC Pulse Width Low.
t14
3
µs max
BUSY Rising Edge to DAC Output Response Time.
t15
0
ns min
BUSY Rising Edge to LDAC Falling Edge.
t16
3
µs max
LDAC Falling Edge to DAC Output Response Time.
t17
20/30
µs typ/max
DAC Output Settling Time.
t18
125
ns max
CLR/RESET Pulse Activation Time.
t19
30
ns min
RESET Pulse Width Low.
t20
400
µs max
RESET Time Indicated by BUSY
Low.
t21
270
ns min
Minimum SYNC High Time in Readback Mode.
t225
25
ns max
SCLK Rising Edge to SDO Valid.
1 Guaranteed by design and characterization, not production tested.
2 All input signals are specified with tr = tf = 2 ns (10% to 90% of VCC) and timed from a voltage level of 1.2 V.
3 See Figure 4 and Figure 5.
4 This is measured with the load circuit of Figure 2
5 This is measured with the load circuit of Figure 3.
TO
OUTPUT
PIN
VCC
RL
2.2k
CL
50pF
VOL
200µA
200µA
50pF
CL
IOL
IOL
VOH(min)-VOL (max)
2
TO
OUTPUT
PIN
Figure 2. Load Circuit for BUSY Timing
Figure 3. Load Circuit for SDO Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com