ADE7169ASTF16 datasheet(125/140 Pages) AD

125 / 140 page

Preliminary Technical Data

ADE7169F16

Rev. PrD | Page 125 of 140

The MSB of the SPI outputs is transmitted first

The LSB of the SPI outputs is transmitted first

Transfer and interrupt mode of the SPI interface.

Transfer is initiated when data is read from SPIRx SFR and an interrupt is

generated when there is new data in the SPIRx SFR.

TIMODE

Transfer is initiated when data is written to the SPITx SFR and an

interrupt is generated when the SPITx SFR is empty.

Table 126. SPI Interrupt Status Register SFR (SPISTAT, 0xEA)

Bit

Location

Interrupt Flag

Default

Value

Description

SPI Peripheral Busy Flag

The SPI peripheral is idle

BUSY

The SPI peripheral is busy transferring data in slave or master mode.

SPI Multi-Master Error Flag

A multiple master error has not occurred.

MMERR

If the SS_EN bit is set, enabling the Slave Select input and the SS is asserted

while the SPI peripheral is transferring data as a master, then this flag is raised

to indicate the error.

SPI Receive Overflow Error Flag.

Reading the SPIRx SFR will clear this bit.

SPIR

xOF

TIMODE

The SPIRX register contains valid data

SPIRxOF

This bit is set if the SPIRX register is not read before the end of the

next byte transfer. If the RxOF_EN bit is set and this condition

occurs, SPIRX will be overwritten.

SPI Receive Mode Interrupt Flag.

Reading the SPIRx SFR will clear this bit.

SPIRxI

TIMODE

The SPIRX register does not contain new data.

This bit is set when the SPIRX register contains new data. If the

SPI/I2C interrupt is enabled, an interrupt will be generated when

this bit is set. If the SPIRX register isn’t read before the end of the

current byte transfer, the transfer will stop and the SS will be

deasserted.

SPIRxIRQ

The SPIRX register contains new data.

SPIRxBF

Status bit for SPI Rx buffer. When set the Rx FIFO is full. A read of the SPIRx will clear this

flag

SPITxUF

Status bit for SPI Tx buffer. When set the Tx FIFO is underflowing and data can be write

into SPITx. A read of the SPISTAT SFR or a write to the SPITx SFR will clear this flag.

SPI Transmit Mode Interrupt Flag.

Writing new data to the SPITx SFR will clear this bit.

SPITxIRQ

TIMODE

The SPITX register is full.

The SPITX register is empty.

SPITxIRQ

This bit is set when the SPITX register is empty. If the SPI/I2C

interrupt is enabled, an interrupt will be generated when

this bit is set. If new data isn’t written into the SPITX SFR

before the end of the current byte transfer, the transfer will

stop and the SS will be deasserted.

ADE7169ASTF16 датащи(PDF) 125 Page - Analog Devices

ADE7169ASTF16 датащи(HTML) 125 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL