ADAV400KSTZ datasheet(16/36 Pages) AD

16 / 36 page

ADAV400

Rev. 0 | Page 16 of 36

I2C Read and Write Operations

Table 6 shows the timing of a single word write operation. Every

ninth clock, the ADAV400 issues an acknowledge by pulling

SDA low.

Table 7 shows the timing of a burst mode write sequence. This

table shows an example where the target destination registers are

two bytes. The ADAV400 auto-increments its subaddress

The timing of a single word read operation is shown in Table 8.

Note that the first R/W bit is still a 0, indicating a write operation.

This is because the subaddress must be written to set up the

internal address. After the ADAV400 acknowledges the receipt

of the subaddress, the master must issue a repeated start command

followed by the chip address byte with the R/W set to 1 (read).

The ADAV400 responds with the read result on SDA. The

master then responds every ninth clock with an acknowledge

pulse to the ADAV400.

Table 9 shows the timing of a burst mode read sequence. This

table shows an example where the target read registers are two

bytes. The ADAV400 increments its subaddress register every two

bytes because the requested subaddress corresponds to a

address ranges may have a variety of word lengths ranging from

one to six bytes; the ADAV400 always decodes the subaddress

and sets the auto-increment circuit so that the address

increments after the appropriate number of bytes.

Key for Table 6 to Table 9:

S = start bit

P = stop bit

AM = acknowledge by master

AS = acknowledge by slave

Table 6. Single Word I2C Write

Chip address,

R/W = 0

Subaddress high

Subaddress low

Data Byte 1

Data Byte 2

…

Data Byte N

Table 7. Burst Mode I2C Write

Chip

address,

R/W = 0

Subaddress

high

Subaddress

low

Data-Word 1

Byte 1

Data-Word 1

Byte 2

Data-Word 2

Byte 1

Data-Word 2

Byte 2

…

Table 8. Single Word I2C Read

Chip address,

R/W = 0

Subaddress

high

Subaddress

low

Chip address,

R/W = 1

Data Byte 1

Data

Byte 2

…

Data

Byte N

Table 9. Burst Mode I2C Read

Chip address,

R/W = 0

Subaddress

high

Subaddress

low

Chip address,

R/W = 1

Data-Word 1

Byte 1

Data-Word 1

Byte 2

…

ADAV400KSTZ датащи(PDF) 16 Page - Analog Devices

ADAV400KSTZ датащи(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

датащи скачать

ссылки URL