поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

APR6/D датащи(PDF) 3 Page - NXP Semiconductors

номер детали APR6/D
подробное описание детали  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

APR6/D датащи(HTML) 3 Page - NXP Semiconductors

  APR6/D Datasheet HTML 1Page - NXP Semiconductors APR6/D Datasheet HTML 2Page - NXP Semiconductors APR6/D Datasheet HTML 3Page - NXP Semiconductors APR6/D Datasheet HTML 4Page - NXP Semiconductors APR6/D Datasheet HTML 5Page - NXP Semiconductors APR6/D Datasheet HTML 6Page - NXP Semiconductors APR6/D Datasheet HTML 7Page - NXP Semiconductors APR6/D Datasheet HTML 8Page - NXP Semiconductors APR6/D Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 101 page
background image
DSP56001A
DSP56001A Features
MOTOROLA
DSP56001A/D, Rev. 1
iii
DSP56001A FEATURES
Digital Signal Processing Core
•
Efficient, object code compatible, 24-bit 56000 family DSP engine
•
Up to 16.5 Million Instructions Per Second (MIPS)—60.6 ns instruction cycle at 33 MHz
•
Up to 99 Million Operations Per Second (MOPS) at 33 MHz
•
Executes a 1024-point complex Fast Fourier Transform (FFT) in 59,898 clocks
•
Highly parallel instruction set with unique DSP addressing modes
•
Two 56-bit accumulators including extension byte
•
Parallel 24
× 24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
•
Double precision 48
× 48-bit multiply with 96-bit result in 6 instruction cycles
•
56-bit addition/subtraction in 1 instruction cycle
•
Fractional arithmetic with support for multiprecision arithmetic
•
Hardware support for block-floating point FFT
•
Hardware nested DO loops
•
Zero-overhead fast interrupts (2 instruction cycles)
•
Four 24-bit internal data buses and three 16-bit internal address buses for maximum
information transfer on-chip
Memory
•
On-chip modified Harvard architecture permitting simultaneous accesses to program
and two data memories
•
512
× 24-bit on-chip Program RAM and 64 × 24-bit bootstrap ROM
•
Two 256
× 24-bit on-chip data RAMs
•
Two 256
× 24-bit on-chip data ROMs containing sine, A-law and µ-law tables
•
External memory expansion with 16-bit address and 24-bit data buses
•
Bootstrap loading from external data bus or Host Interface
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com