ISL8200MMREP datasheet(19/24 Pages) RENESAS

19 / 24 page

ISL8200MM

FN7690 Rev 2.00

Page 19 of 24

Mar 15, 2013

Thermal Considerations

Experimental power loss curves along with

JA from thermal

modeling analysis can be used to evaluate the thermal

consideration for the module. The derating curves are derived

from the maximum power allowed while maintaining the

temperature below the maximum junction temperature of

+125°C. In actual application, other heat sources and design

margin should be considered.

Package Description

The structure of the ISL8200MMREP belongs to the Quad Flat-

pack No-lead package (QFN). This kind of package has

advantages, such as good thermal and electrical conductivity, low

weight and small size. The QFN package is applicable for surface

mounting technology and is being more readily used in the

industry. The ISL8200MMREP contains several types of devices,

including resistors, capacitors, inductors and control ICs. The

ISL8200MMREP is a copper lead-frame based package with

exposed copper thermal pads, which have good electrical and

thermal conductivity. The copper lead frame and multi component

assembly is overmolded with polymer mold compound to protect

these devices.

The package outline and typical PCB layout pattern design and

typical stencil pattern design are shown in the package outline

drawing L23.15x15 on page 23. The module has a small size of

15mm x 15mm x 2.2mm. Figure 33 shows typical reflow profile

parameters. These guidelines are general design rules. Users

could modify parameters according to their application.

PCB Layout Pattern Design

The bottom of ISL8200MMREP is a lead-frame footprint, which is

attached to the PCB by surface mounting process. The PCB

layout pattern is shown in the Package Outline Drawing

L23.15x15 on page 23. The PCB layout pattern is essentially 1:1

with the QFN exposed pad and I/O termination dimensions,

except for the PCB lands being a slightly extended distance of

0.2mm (0.4mm max) longer than the QFN terminations, which

allows for solder filleting around the periphery of the package.

This ensures a more complete and inspectable solder joint. The

thermal lands on the PCB layout should match 1:1 with the

package exposed die pads.

Thermal Vias

A grid of 1.0mm to 1.2mm pitch thermal vias, which drops down

and connects to buried copper plane(s), should be placed under

the thermal land. The vias should be about 0.3mm to 0.33mm in

diameter with the barrel plated to about 1.0 ounce copper.

Although adding more vias (by decreasing via pitch) will improve

the thermal performance, diminishing returns will be seen as

more and more vias are added. Simply use as many vias as

practical for the thermal land size and your board design rules

allow.

Derating Curves

FIGURE 29. POWER LOSS vs LOAD CURRENT (5VIN)

FIGURE 30. DERATING CURVE (5VIN)

FIGURE 31. POWER LOSS vs LOAD CURRENT (12VIN)

FIGURE 32. DERATING CURVE (12VIN)

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

LOAD CURRENT (A)

0.8V

1.5V

3.3V

100

110

120

130

AMBIENT TEMPERATURE (°C)

0.8V

1.5V

3.3V

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

010

LOAD CURRENT (A)

0.8V

1.5V

2.5V

3.3V

5.0V

2468

100

110

120

130

AMBIENT TEMPERATURE (°C)

5.0V

3.3V

2.5V

1.5V

0.8V

ISL8200MMREP датащи(PDF) 19 Page - Renesas Technology Corp

ISL8200MMREP датащи(HTML) 19 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL