поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705E5GRS/D датащи(PDF) 83 Page - NXP Semiconductors

номер детали HC705E5GRS/D
подробное описание детали  General Release Specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705E5GRS/D датащи(HTML) 83 Page - NXP Semiconductors

Back Button HC705E5GRS/D Datasheet HTML 79Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 80Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 81Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 82Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 83Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 84Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 85Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 87Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 148 page
background image
Motorola Bus (M Bus) Interface
M-Bus Registers
MC68HC705E5 — Rev. 1.0
General Release Specification
Motorola Bus (M Bus) Interface
MTX — Transmit/Receiver Mode Select Bit
This bit selects the direction of master and slave transfers. When
addressed as a slave, this bit should be set by software according to
the SRW bit in the status register. In master mode, this bit should be
set according to the type of transfer required. Hence, for address
cycles this bit will always be high.
1 = Transmit
0 = Receive
TXAK — Transmit Acknowledge Enable Bit
If TXAK is cleared, an acknowledge signal will be sent out to the bus
at the ninth clock bit after receiving one byte of data. When TXAK is
set, there will be no acknowledge signal response (for example,
acknowledge bit = 1).
MMUX — M-Bus Multiplexer
This bit is used to enable PB7 and PB6 to be under the control of the
M-bus circuit. When set, both PB7 and PB6 become open-collector
outputs or inputs when enabled by the M-bus control. When cleared
PB7 and PB6 are under control of the port DDR logic. This bit can be
set or cleared independent of the MEN bit. Caution should be used if
PB7 and PB6 are used as general-purpose I/O.
1 = M-bus control
0 = POR condition, port B DDR control
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com