87C652 datasheet(9/24 Pages) PHILIPS

9 / 24 page

Philips Semiconductors

Product specification

87C652/87C654

80C51 8-bit microcontroller

8K/16K, 256 OTP, I2C

1999 Jul 23

DC ELECTRICAL CHARACTERISTICS

VSS = 0 V

TEST

LIMITS

SYMBOL

PARAMETER

PART TYPE

CONDITIONS

MIN.

MAX.

UNIT

VIL

Input low voltage,

except EA, P1.6/SCL, P1.7/SDA

0 to +70

°C

–40 to +85

°C

–0.5

0.2VCC–0.1

0.2VCC–0.15

VIL1

Input low voltage to EA

0 to +70

°C

–40 to +85

°C

–0.5

0.2VCC–0.3

0.2VCC–0.35

VIL2

Input low voltage to P1.6/SCL, P1.7/SDA1

–0.5

0.3VCC

VIH

Input high voltage,

except XTAL1, RST, P1.6/SCL, P1.7/SDA

0 to +70

°C

–40 to +85

°C

0.2VCC+0.9

0.2VCC+1.0

VCC+0.5

VIH1

Input high voltage, XTAL1, RST

0 to +70

°C

–40 to +85

°C

0.7VCC

0.7VCC+0.1

VCC+0.5

VIH2

Input high voltage, P1.6/SCL, P1.7/SDA1

0.7VCC

6.0

VOL

Output low voltage, ports 1, 2, 3,

except P1.6/SCL, P1.7/SDA

IOL = 1.6mA2, 3

0.45

VOL1

Output low voltage, port 0, ALE, PSEN

IOL = 3.2mA2, 3

0.45

VOL2

Output low voltage, P1.6/SCL, P1.7/SDA

IOL = 3.0mA

0.4

VOH

Output high voltage, ports 1, 2, 3

0 to +70

°C

–40 to +85

°C

IOH = –60µA

IOH = –25µA

2.4

0.75VCC

VOH1

Output high voltage; port 0 in external bus mode,

ALE, PSEN, RST4

0 to +70

°C

–40 to +85

°C

IOH = –400µA

IOH = –150µA

2.4

0.75VCC

IIL

Logical 0 input current, ports 1, 2, 3, 4,

except P1.6/SCL, P1.7/SDA

0 to +70

°C

–40 to +85

°C

VIN = 0.45V

–50

–75

µA

ITL

Logical 1-to-0 transition current, ports 1, 2, 3,

except P1.6/SCL, P1.7/SDA

0 to +70

°C

–40 to +85

°C

See note 5

–650

–750

µA

IL1

Input leakage current, port 0

0.45V < VI < VCC

±10

µA

IL2

Input leakage current, P1.6/SCL, P1.7/SDA

0V < VI < 6.0V

0V < VCC < 6.0V

±10

µA

ICC

Power supply current:

See note 6

VCC=6.0V

Active mode @ 16 MHz7

Idle mode @ 16 MHz8

Power down mode9, 10

0 to +70

°C

µA

Power down mode9, 10

–40 to +85

°C

135

µA

RRST

Internal reset pull-down resistor

150

Ω

CIO

Pin capacitance

Freq.=1 MHz

NOTES:

1. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 0.3VCC will be recognized as a

logic 0 while an input voltage above 0.7VCC will be recognized as a logic 1.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due

to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the

worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify

ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no

single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

3. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL = 10 mA per port pin; Maximum

IOL = 26 mA total for Port 0; Maximum IOL = 15 mA total for Ports 1, 2, and 3; Maximum IOL = 71 mA total for all output pins. If IOL exceeds

the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

4. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the

address bits are stabilizing.

5. Pins of ports 1 , 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its

maximum value when VIN is approximately 2 V.

6. See Figures 9 through 11 for ICC test conditions.

7. The operating supply current is measured with all output pins disconnected; XTAL1 driven with tr = tf = 10ns;

VIL = VSS + 0.5 V; VIH = VCC –0.5 V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = VCC; fCLK = 16 MHz. See Figure 9.

8. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with tr = tf = 10 ns; VIL = VSS + 0.5 V;

VIH = VCC –0.5 V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VCC; EA = RST = VSS; fCLK = 16 MHz. See Figure 10.

9. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VCC;

EA = RST = VSS. See Figure 11.

10. 2V

≤ VPD ≤ VCCmax.

87C652 датащи(PDF) 9 Page - NXP Semiconductors

87C652 датащи(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL