поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ALED7709 датащи(PDF) 21 Page - STMicroelectronics

номер детали ALED7709
подробное описание детали  Automotive LED driver 4-channel 200 mA with a DC-DC converter controller
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ALED7709 датащи(HTML) 21 Page - STMicroelectronics

Back Button ALED7709 Datasheet HTML 17Page - STMicroelectronics ALED7709 Datasheet HTML 18Page - STMicroelectronics ALED7709 Datasheet HTML 19Page - STMicroelectronics ALED7709 Datasheet HTML 20Page - STMicroelectronics ALED7709 Datasheet HTML 21Page - STMicroelectronics ALED7709 Datasheet HTML 22Page - STMicroelectronics ALED7709 Datasheet HTML 23Page - STMicroelectronics ALED7709 Datasheet HTML 24Page - STMicroelectronics ALED7709 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 63 page
background image
7.7.1
Fixed-frequency current-mode controller main blocks
7.7.1.1
DAC_VOUT_CTRL
This block is a 7-bit digital to analog converter whose main purpose is to provide the voltage reference to the
converter block for optimizing VOUT.
From this block are derived also three thresholds for specific actions:
output overvoltage: if this threshold is reached on the VFB pin, a fault is generated and the converter is
switched OFF (VVFB,OVPT = 1.18 V)
skip mode: for VFB pin voltage slightly higher than VVFB,SKIP = 1.09 V, the converter enters in skip mode to
avoid reaching the overvoltage protection threshold
open fault: it is the value to be reached on VFB pin before getting an open channel fault recognition
(VVFB,OD = 1.03 V)
In normal operational mode, the 7-bit addresses 128 voltage steps, the minimum voltage step is 2.244 mV
granting a range of 285 mV between the VDAC,min of 0.795 V to the VDAC,max of 1.08 V.
Table 10. Converter reference voltages
VDAC,max [V]
VDAC,min [V]
VVFB,OD [V]
VVFB,SKIP [V]
VVFB,OVPT [V]
1.08
0.795
1.03
1.09
1.18
7.7.1.2
Error amplifier and COMP pin
The error amplifier is a transconductance amplifier, with a typical Gain of 600 µS, that generates a current
proportional to the error between DC-DC converter voltage reference (VDAC output) and feedback voltage (VVFB)
on the VFB pin.
If the error amplifier tries to drive the COMP pin below 0.725 V, a SKIP signal is asserted to stop switching activity
preventing the output voltage to diverge.
To avoid the COMP pin voltage going above its maximum limit of 1.9 V, a sink current clamp is present.
The reference value of this clamp is gradually increased during the soft-start, allowing a progressive current
control.
The stability of this block is granted only if a resistor in series to a compensation capacitor is connected on the
COMP pin.
7.7.1.3
COMP_2_IPROG and peak current comparator
This block is the core of the DC-DC converter control since it is responsible for controlling the peak current flowing
into the coil and, as a consequence, controlling the output power.
The COMP_2_IPROG block manages the voltage VIN-VCSNS = RSNS*IL.
The COMP pin voltage is buffered with a typical gain of 0.29167 and then it is modulated by SLOPE
compensation and compared to the voltage drop on RSNS, which is directly proportional to the coil current IL.
The above-described voltages are the inputs of the peak current comparator that is the sub-block used to turn
OFF the converter PWM cycle-by-cycle.
The peak current comparator is very fast and sensitive because input voltage could be of few tenths of mV.
There are a couple of thresholds, 200 mV and 240 mV, to have a better circuit protection.
These two thresholds are used for cycle-by-cycle current limitation and for overcurrent protection, the latter
causes a fault and then opening the external PMOS, if present.
7.7.1.4
Slope compensator
The constant frequency, peak current-mode topology has the advantage of very easy loop compensation with
output ceramic caps (reduced cost and size of the application), and fast transient response. In addition, the
intrinsic peak current measurement simplifies the current limit protection, avoiding undesired saturation of the
inductor. However, this topology has a drawback: there is inherent open loop instability when operating with a
duty-cycle greater than 0.5. This phenomenon is known as “sub-harmonic instability” and can be avoided by
adding an external ramp to the one coming from the sensed current. This compensating technique, based on the
additional ramp, is called “slope compensation”.
ALED7709
DC-DC converter controller section and output voltage optimization
DS14214 - Rev 1
page 21/63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com