AT25DF641A datasheet(35/57 Pages) RENESAS

35 / 57 page

AT25DF641A [DATASHEET]

8793G–DFLASH–02/2022

11.

Status Register Commands

11.1 Read Status Register

The 2-byte Status Register can be read to determine the device’s ready/busy status, as well as the status of many other

functions such as Hardware Locking and Software Protection. The Status Register can be read at any time, including

during an internally self-timed program or erase operation.

To read the Status Register, the CS pin must first be asserted and then the opcode 05h must be clocked into the device.

After the opcode has been clocked in, the device will begin outputting Status Register data on the SO pin during every

subsequent clock cycle. After the second byte of the Status Register has been clocked out, the sequence will repeat

itself, starting again with the first byte of the Status Register as long as the CS pin remains asserted and the clock pin is

being pulsed. The data in the Status Register is constantly being updated, so each repeating sequence will output new

data. The RDY/BSY status is available for both bytes of the Status Register and is updated for each byte.

At clock frequencies above fCLK, the first two bytes of data output from the Status Register will not be valid. Therefore, if

operating at clock frequencies above fCLK, at least four bytes of data must be clocked out from the device in order to read

the correct values of both bytes of the Status Register.

Deasserting the CS pin will terminate the Read Status Register operation and put the SO pin into a high-impedance

state. The CS pin can be deasserted at any time and does not require that a full byte of data be read.

Table 11-1. Status Register Format – Byte 1

Notes: 1. Only bit 7 of Status Register Byte 1 will be modified when using the Write Status Register Byte 1 command.

2. R/W = Readable and Writeable

R = Readable only

Bit(1)

Name

Type(2)

Description

SPRL

Sector Protection Registers Locked

R/W

Sector Protection Registers are unlocked (default).

Sector Protection Registers are locked.

RES

Reserved for future use

Reserved for future use.

EPE

Erase/Program Error

Erase or program operation was successful.

Erase or program error detected.

WPP

Write Protect (WP) Pin Status

WP is asserted.

WP is deasserted.

3:2

SWP

Software Protection Status

All sectors are software unprotected (all Sector

Protection Registers are 0).

Some sectors are software protected. Read

individual Sector Protection Registers to determine

which sectors are protected.

Reserved for future use.

All sectors are software protected (all Sector

Protection Registers are 1 – default).

WEL

Write Enable Latch Status

Device is not write enabled (default).

Device is write enabled.

RDY/BSY

Ready/Busy Status

Device is ready.

Device is busy with an internal operation.

AT25DF641A датащи(PDF) 35 Page - Renesas Technology Corp

AT25DF641A датащи(HTML) 35 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

датащи скачать

ссылки URL