| поискавой системы для электроныых деталей |
|
STM32U595AI датащи(PDF) 58 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U595AI датащи(HTML) 58 Page - STMicroelectronics |
|
58 / 377 page ![]() Functional overview STM32U59xxx 58/377 DS13633 Rev 1 foreground, and memory-to memory with pixel format conversion, blending and fixed color background • Area filling with a fixed color • Copy from an area to another • Copy with pixel format conversion between source and destination images • Copy from two sources with independent color format and blending • Output buffer byte swapping to support refresh of displays through parallel interface • Abort and suspend of DMA2D operations • Watermark interrupt on a user programmable destination line • Interrupt generation on bus error or access conflict • Interrupt generation on process completion 3.21 Chrom-GRC (GFXMMU) The GFXMMU is a graphical oriented memory management unit aimed to: • Optimize memory usage according to the display shape • Cache linear accesses to the frame buffer • Prefetch data The GFXMMU main features are: • Fully programmable display shape to physically store only the visible pixel • Up to 4 virtual buffers • Each virtual buffer have 3072 or 4096 bytes per line and 1024 lines • Each virtual buffer can be physically mapped to any system memory • Optional cache for linear accesses • Cache can be locked to a virtual buffer • Cache prefetch mechanism for linear accesses anticipation • Interrupt in case of buffer overflow (1 per buffer) • Interrupt in case of memory transfer error 3.22 Interrupts and events 3.22.1 Nested vectored interrupt controller (NVIC) The devices embed a NVIC that is able to manage 16 priority levels and to handle up to 138 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M33. The NVIC benefits are the following: • closely coupled NVIC giving low-latency interrupt processing • interrupt entry vector table address passed directly to the core • early processing of interrupts • processing of late arriving higher priority interrupts • support for tail chaining • processor state automatically saved |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |