поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M25PE80 датащи(PDF) 36 Page - STMicroelectronics

номер детали M25PE80
подробное описание детали  8 Mbit, low-voltage, Page-Erasable Serial Flash memory with Byte alterability, 50MHz SPI bus, standard pinout
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PE80 датащи(HTML) 36 Page - STMicroelectronics

Back Button M25PE80 Datasheet HTML 32Page - STMicroelectronics M25PE80 Datasheet HTML 33Page - STMicroelectronics M25PE80 Datasheet HTML 34Page - STMicroelectronics M25PE80 Datasheet HTML 35Page - STMicroelectronics M25PE80 Datasheet HTML 36Page - STMicroelectronics M25PE80 Datasheet HTML 37Page - STMicroelectronics M25PE80 Datasheet HTML 38Page - STMicroelectronics M25PE80 Datasheet HTML 39Page - STMicroelectronics M25PE80 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 61 page
background image
Instructions
M25PE80
36/61
6.11
Write to Lock Register (WRLR)
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded, the
device sets the Write Enable Latch (WEL).
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address Bytes (pointing to any address in the
targeted sector and one data Byte on Serial Data Input (D). The instruction sequence is
shown in Figure 17. Chip Select (S) must be driven High after the eighth bit of the data Byte
has been latched in, otherwise the Write to Lock Register (WRLR) instruction is not
executed.
Lock Register bits are volatile, and therefore do not require time to be written. When the
Write to Lock Register (WRLR) instruction has been successfully executed, the Write
Enable Latch (WEL) bit is reset after a delay time less than tSHSL minimum value.
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 17.
Write to Lock Register (WRLR) instruction sequence
Table 12.
Lock Register In(1)
1.
The table rows in gray are true for products processed in the T7Y process only (see Important note on
page 6).
Sector
Bit
Value
All Sectors in T9HX process
All Sectors except for Sector 0
and Sector 15 in T7Y process
b7-b2
‘0’
b1
Sector Lock Down Bit Value (refer to Table 11)
b0
Sector Write Lock Bit Value (refer to Table 11)
AI10784
C
D
S
23
2
1
3456789 10
28 29 30 31 32 33 34 35
22 21
3210
36 37 38
Instruction
24-Bit Address
0
765432
0
1
Lock Register
In
39
MSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com