| поискавой системы для электроныых деталей |
|
UPSD325X датащи(PDF) 139 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X датащи(HTML) 139 Page - STMicroelectronics |
|
139 / 176 page ![]() 139/176 µPSD325X DEVICES Table 103. Power Management Mode Registers PMMR21 Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent RESET pulses do not clear the registers. Table 104. APD Counter Operation Bit 0 X 0 Not used, and should be set to zero. Bit 1 X 0 Not used, and should be set to zero. Bit 2 PLD Array WR 0 = on WR input to the PLD AND Array is connected. 1 = off WR input to PLD AND Array is disconnected, saving power. Bit 3 PLD Array RD 0 = on RD input to the PLD AND Array is connected. 1 = off RD input to PLD AND Array is disconnected, saving power. Bit 4 PLD Array PSEN 0 = on PSEN input to the PLD AND Array is connected. 1 = off PSEN input to PLD AND Array is disconnected, saving power. Bit 5 PLD Array ALE 0 = on ALE input to the PLD AND Array is connected. 1 = off ALE input to PLD AND Array is disconnected, saving power. Bit 6 X 0 Not used, and should be set to zero. Bit 7 X 0 Not used, and should be set to zero. APD Enable Bit ALE Level APD Counter 0 X Not Counting 1 Pulsing Not Counting 1 0 or 1 Counting (Generates PDN after 15 Clocks) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |