AX88772 datasheet(28/42 Pages) ASIX

28 / 42 page

AX88772

USB to 10/100 Fast Ethernet/HomePNA Controller

7.0 Embedded Ethernet Phy Register Description

Address

Description

BMCR

Basic mode control register, basic register.

BMSR

Basic mode status register, basic register.

PHYIDR1

PHY identifier register 1, extended register.

PHYIDR2

PHY identifier register 2, extended register.

ANAR

Auto negotiation advertisement register, extended register.

ANLPAR

Auto negotiation link partner ability register, extended register.

ANER

Auto negotiation expansion register, extended register.

Reserved

Reserved and currently not supported.

8h-Fh

IEEE reserved

IEEE 802.3u reserved.

Table 6: Embedded Ethernet Phy Register Map

7.1 Detailed Register Description

The following abbreviations apply to following sections for detailed register description.

Reset value:

1: Bit set to logic one

0: Bit set to logic zero

X: No set value

Pin#: Value latched from pin # at reset time

Access type:

RO: Read only

RW: Read or write

Attribute:

SC: Self-clearing

PS: Value is permanently set

LL: Latch low

LH: Latch high

7.1.1

Basic Mode Control Register (BMCR)

Address 00h

Bit

Bit Name

Default

Description

Reset

0, RW / SC

Reset:

1 = Software reset

0 = Normal operation

Loopback

0, RW

Loopback:

1 = Loopback enabled

0 = Normal operation

Speed selection

1, RW

Speed selection:

1 = 100 Mb/s

0 = 10 Mb/s

Auto-negotiation

enable

1, RW

Auto-negotiation enable:

1 = Auto-negotiation enabled. Bits 8 and 13 of this register are

ignored when this bit is set.

0 = Auto-negotiation disabled. Bits 8 and 13 of this register

ASIX ELECTRONICS CORPORATION

AX88772 датащи(PDF) 28 Page - ASIX Electronics Corporation

AX88772 датащи(HTML) 28 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

датащи скачать

ссылки URL