SIP32434

www.vishay.com

Vishay Siliconix

S22-0384-Rev. B, 02-May-2022

12

Document Number: 63147

For technical questions, contact: powerictechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

OVERVIEW

The SIP32434A and SIP32434B are eFuses with comprehensive integrated control features that simplify the design and

increase the reliability of the circuitry connected to the switch.

The 32 m

 switches are designed to operate in the 2.8 V to 23 V range. An internally generated gate drive voltage ensures good

RON linearity over the input voltage operating range.

The devices start their operation by checking the VIN, VOUT, OVP, and EN / UVLO pins. When the voltages are in the ranges

without exceeding under- or over-voltage protection thresholds, the PGD open drain switch is off. A high level on the EN / UVLO

pin enables the internal MOSFET to start conducting and allows current to flow from IN to OUT. When EN / UVLO is held low,

the internal MOSFET is turned off.

After a successful turn-on sequence, the device now actively monitors its load current, input voltage, and protects the load from

harmful over-current, and over-voltage conditions. A built-in thermal sense circuit will detect junction over temperature and shut

down the switch for safety.

SWITCH ON / OFF, AND UNDER-VOLTAGE LOCK OFF PROTECTION - UVLO

EN / UVLO pin controls the on / off of the power switch. When EN / UVLO is at a logic high the switch is on. When EN / UVLO

is at a logic low, the switch is off.

The SIP32434A and SIP32434B implement under-voltage protection on the EN / UVLO to turn off the output. It is a user-defined

under-voltage protection setting to flexibly select the proper minimum applied voltage for the downstream load or the device’s

proper operation.

The diagram shows how a resistor divider from supply to GND can be used to set the UVLO set point for a given voltage supply

level.

Fig. 34

The resistors must be sized large enough to minimize the constant leakage from supply to ground through the resistor divider

network. At the same time, keep the current through the resistor network sufficiently larger than the leakage current on the EN

/ UVLO pin to minimize the error in the resistor divider ratio.

Where VUVPR is 1.25 V.





















IN

GND

EN /

UVLO

R

EN1

R

EN2

Power

source

SIP32434

R

EN1 =

R

EN2 VIN - VUVPR



V

UVPR

---------------------------------------------------