STCCP27A

Timing diagram

13/19

Figure 10.

Enabled sync mode gated clock IN (SYNC_SEL=VDD) (D1-D8 will get out input data

DIN only, excluding sync code)