INA849 datasheet(40/52 Pages) TI

40 / 52 page

9.3 Power Supply Recommendations

The nominal performance of the INA851 is specified with a supply voltage of ±15 V, and VICM and VOCM at

midsupply. The device also operates using power supplies from ±4 V (8 V) to ±18 V (36 V) and non-midsupply

input and output common-mode voltages with excellent performance.

9.4 Layout

9.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use

good printed circuit board (PCB) layout practices:

• To avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs),

make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.

• As shown in Figure 9-14, keep the external gain resistor close to the RG pins to keep the loop inductance as

low as possible and to avoid a potential parasitic coupling path. Even slight mismatch in parasitic capacitance

at the gain setting pins can degrade CMRR over frequency. In applications that implement gain switching

using switches or PhotoMOS® relays to change the value of RG, select the component so that the switch

capacitance is as small as possible, and most importantly, so that capacitance mismatch between the RG

pins is minimized.

• Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole.

Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog

circuitry.

– Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as

close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-

supply applications.

• To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If

these traces cannot be kept separate, crossing the sensitive trace perpendicular to the noisy trace is much

better than in parallel.

• Leakage on the FDA_IN+ and FDA_IN– pins can cause in a dc offset error in the output voltages.

Additionally, excessive parasitic capacitance at these pins can result in decreased phase margin and affect

the stability of the output stage. If these pins are not used to implement deliberate capacitive feedback, follow

best practices to minimize leakage and parasitic capacitance. Consider implementing keep-out areas in any

ground planes that lie immediately below the pins.

• Minimize the number of thermal junctions. Ideally, the signal path is routed within a single layer without vias.

• Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not

possible, place the device so that the effects of the thermal energy source on the high and low sides of the

differential signal path are evenly matched.

• Solder the thermal pad to the PCB. For the INA851 to properly dissipate heat, connect the thermal pad to a

plane or large copper pour that is electrically connected to VS–, even for low-power applications.

• Keep the traces as short as possible.

INA851

SBOS999A – MARCH 2022 – REVISED OCTOBER 2022

www.ti.com

Submit Document Feedback

Product Folder Links: INA851

INA849 датащи(PDF) 40 Page - Texas Instruments

INA849 датащи(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

датащи скачать

ссылки URL