IA611

Datasheet

knowles.com | AUD-ESP-00459, Rev 1.2

©2021; Knowles Electronics, LLC, Itasca, IL, USA, All Rights Reserved. SiSonic,

Knowles are the trademarks of Knowles Electronics, LLC

3

Table of Contents

Chapter 1: Product Description.....................................................................................................................................5

1.1 Overview...................................................................................................................................................................5

1.2 Key Features............................................................................................................................................................5

1.3 AuViD Firmware Build Tool..............................................................................................................................6

1.4 Typical Application Block Diagrams..............................................................................................................6

Chapter 2: Chip Description............................................................................................................................................7

2.1 DSP Subsystem .......................................................................................................................................................8

2.1.1 Hemi Delta Processor...............................................................................................................................8

2.1.2 Digital Filters ...............................................................................................................................................9

2.1.3 Audio Fabric.................................................................................................................................................9

2.1.4 Memory..........................................................................................................................................................9

2.1.5 Audio Interfaces ......................................................................................................................................10

2.1.6 Host Interfaces.........................................................................................................................................12

2.2 System Control Unit...........................................................................................................................................13

2.2.1 Boot Control..............................................................................................................................................13

2.2.2 Reset Control ............................................................................................................................................13

2.2.3 Power Management...............................................................................................................................13

2.3 Clock Control........................................................................................................................................................14

2.3.1 PLL ................................................................................................................................................................14

2.3.2 Internal Oscillators.................................................................................................................................14

2.4 Interrupts...............................................................................................................................................................14

Chapter 3: Operating Modes ........................................................................................................................................ 15

3.1 Bootloader Mode (SBL)....................................................................................................................................15

3.2 Voice Wake Mode ...............................................................................................................................................15

3.2.1 Intelligent Microphone Wake ............................................................................................................16

3.2.2 Wake-up Trigger .....................................................................................................................................16

3.3 Continuous Voice Wake ...................................................................................................................................17

3.3.1 Keyword Preservation..........................................................................................................................18

3.4 OpenDSP.................................................................................................................................................................18

3.5 Software Pass-Through....................................................................................................................................18

3.6 Hardware Pass-Through .................................................................................................................................18

3.7 Deep Sleep Mode.................................................................................................................................................18

3.8 Retention Sleep Mode.......................................................................................................................................18

Chapter 4: Design Considerations.............................................................................................................................. 19

4.1 Latch On Reset Configuration Pins..............................................................................................................19

4.2 Start-Up Sequencing..........................................................................................................................................19

4.3 Sleep and Wake-up Sequence........................................................................................................................20

4.4 State Diagram.......................................................................................................................................................21