| поискавой системы для электроныых деталей |
|
A121-001-R датащи(PDF) 17 Page - Acconeer AB |
|
|
|||||||||||||||||||||||||||||
A121-001-R датащи(HTML) 17 Page - Acconeer AB |
|
17 / 24 page ![]() A121 Pulsed Coherent Radar (PCR) Preliminary Datasheet v0.3 Page 17 of 24 2022-09-22 © 2022 Copyright by Acconeer 7.2 Sensor startup The power-up and power-down sequences are shown in Figure 7.4. Figure 7.4. Power-up and power-down sequences. The power supplies VRX, VTX, VDIG and VIO can be turned on and off in any order. ENABLE should be turned on after or simultaneously with VDIG and VIO, whichever is turned on last. The A121 should however not be considered as in state “ON” until all supply voltage levels are stable and ENABLE is high. The time constant t1 in Figure 7.4 denotes this time. The actual value of t1 depends on the power supply and the decoupling capacitors used. Any I/O must be held at 0 V during time t1. After power-up is complete, the sensor is ready for SPI communication and can be loaded with a program. Up until the point where the sensor’s program is started, the INTERRUPT is in a high impedance state. After the sensor’s program has started, the INTERRUPT is configured as a push-pull CMOS output. The power down sequence is initiated by setting ENABLE low. After that, all supplies can be turned off. Any I/O inputs on A121 must be set to 0 V before or simultaneously with VIO going low to avoid forward-biasing the internal ESD protection diodes. 7.3 Layout Recommendations The sensor antennas are of a folded dipole type, with its main ground reference being the internal package ground plane, extending below the whole area of the sensor. To further enhance the directivity of the sensor, the package ground plane should be extended by soldering all GND pads to the PCB top layer ground. In terms of regulatory compliance, any openings in the ground plane inside the A121 footprint must be significantly smaller than the wavelength (5 mm in free space) to effectively shield off any disturbance. Figure 7.5 shows the simulated relative radar loop gain (RLG) as function of ground plane side length, assuming a square ground plane. As the ground plane size increases, the RLG increases because of increased antenna directivity. Constructive and destructive interference results in a non-monotonic increase in RLG. Time VRX VTX VDIG VIO ENABLE t1 t2 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |