XIO2000 datasheet(105/150 Pages) TI

105 / 150 page

PCI Express Extended Configuration Space

November 2005

SCPS097B

5.7

Correctable Error Mask Register

The correctable error mask register controls the reporting of individual errors as they occur. When a mask bit

is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header

log is not loaded, and the first error pointer is not updated. See Table 5−6 for a complete description of the

PCI Express extended register offset:

114h

Read-only, Read/Write

Default value:

0000 0000h

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 5−6. Correctable Error Mask Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:13

RSVD

Reserved. Returns 000 0000 0000 0000 0000b when read.

12†

REPLAY_TMOUT_MASK

Replay timer time-out mask.

0 = Error condition is unmasked (default)

1 = Error condition is masked

11:9

RSVD

Reserved. Returns 000b when read.

8†

REPLAY_ROLL_MASK

REPLAY_NUM rollover mask.

0 = Error condition is unmasked (default)

1 = Error condition is masked

7†

BAD_DLLP_MASK

Bad DLLP error mask.

0 = Error condition is unmasked (default)

1 = Error condition is masked

6†

BAD_TLP_MASK

Bad TLP error mask.

0 = Error condition is unmasked (default)

1 = Error condition is masked

5:1

RSVD

Reserved. Returns 00000b when read.

0†

RX_ERROR_MASK

Receiver error mask.

0 = Error condition is unmasked (default)

1 = Error condition is masked

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000 датащи(PDF) 105 Page - Texas Instruments

XIO2000 датащи(HTML) 105 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL