поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5336 датащи(PDF) 8 Page - Cirrus Logic

номер детали CS5336
подробное описание детали  16-Bit, Stereo A/D Converters for Digital Audio
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5336 датащи(HTML) 8 Page - Cirrus Logic

Back Button CS5336 Datasheet HTML 4Page - Cirrus Logic CS5336 Datasheet HTML 5Page - Cirrus Logic CS5336 Datasheet HTML 6Page - Cirrus Logic CS5336 Datasheet HTML 7Page - Cirrus Logic CS5336 Datasheet HTML 8Page - Cirrus Logic CS5336 Datasheet HTML 9Page - Cirrus Logic CS5336 Datasheet HTML 10Page - Cirrus Logic CS5336 Datasheet HTML 11Page - Cirrus Logic CS5336 Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
low, ICLKD is divided by 2 to generate OCLKD.
The phase relationship between ICLKD and
OCLKD is always the same, and is shown in the
Switching Characteristics Timing Diagrams.
When CMODE is high, OCLKD is ICLKD di-
vided by 3. There are two possible phase
relationships between ICLKD and OCLKD,
which depend on the start-up timing between
DPD and L/R, shown in Figure 2.
Serial Data Interface
The serial data output interface has 3 possible
modes of operation: MASTER mode, SLAVE
mode with FSYNC high, and SLAVE mode with
FSYNC controlled. In MASTER mode, the A/D
converter is driven from a master clock (ICLKD)
and outputs all other clocks, derived from ICLKD
(see Figure 3). Notice the one SCLK cycle delay
between L/R edges and FSYNC rising edges.
FSYNC brackets the 16 data bits for each chan-
nel.
In SLAVE mode, L/R and SCLK are inputs. L/R
must be externally derived from ICLKD, and
should be equal to the Output Word Rate. SCLK
should be equal to the input sample rate, which is
equal to OCLKD/2. Other SCLK frequencies are
possible, but may degrade dynamic range because
of interference effects. Data bits are clocked out
via the SDATA pin using the SCLK and L/R in-
puts. The rising edge of SCLK causes the ADC to
Output
0
1
2
3
16 17 18 19 20 21
31
0
1
2
3
16 17 18 19 20 21
31
0
1
Output
Left Audio Data
Tag Bits
Left Data Tag
Right Audio Data
Tag Bits
Right Data Tag
* SCLK for CS5336/8.
SCLK inverted for
CS5339
FSYNC
Output
15 14
1
0
T2 T1 T0
15 14
1
0
T2 T1 T0
SDATA
Output
SCLK
*
L/ R
Figure 3. Data Output Timing - MASTER mode
Figure 4. Data Output Timing - SLAVE Mode, FSYNC high
Input
0
1
2
16 17 18 19 20
31
0
1
2
16 17 18 19 20 21
31
0
1
Input
FSYNC
Input (high)
SCLK
*
L/ R
Left Audio Data
Tag Bits
Left Data Tag
Right Audio Data
Tag Bits
Right Data Tag
15 14
1
0
T2 T1 T0
15 14
1
0
T2 T1 T0
SDATA
Output
* SCLK for CS5336/8.
SCLK inverted for
CS5339
15
15
30
CS5336, CS5338, CS5339
3-46
DS23F1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com