 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AM6546 датащи(PDF) 200 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM6546 датащи(HTML) 200 Page - Texas Instruments |
|
|
200 / 284 page  Table 7-40 presents timing conditions for HyperBus. Table 7-40. HyperBus Timing Conditions PARAMETER DESCRIPTION MIN MAX UNIT INPUT CONDITIONS SRI Input slew rate 2 5 V/ns OUTPUT CONDITIONS CL Output load capacitance 1.5 10 pF PCB CONNECTIVITY REQUIREMENTS td(Trace Mismatch Delay) Propagation delay mismatch between traces CK and CKn; RWDS and DQ[7:0] 10 ps CK/CKn and RWDS; CK/CKn and CSn 260 ps CK/CKn and DQ[7:0] 80 ps RESETn and CSn[1:0] 340 ps 7.9.5.11.1 Timing Requirements for HyperBus Initialization NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT D1 tw(RESETn) RESETn Pulse Width 200 ns D2 tw(csnL) Chip Select Pulse Width 1000 ns D3 td(RESETnH-csnL) Delay time, RESETn inactive to CSn active 200.34 ns D4 td(csnL-RWDSL) Delay time, CSn active to RWDS falling 166 MHz 186 ns 100 MHz 182 ns D5 tskn(rwdsX-dV) Input skew, RWDS transitioning to D0:D7 valid 166 MHz -0.46 0.46 ns LFD5 100 MHz -0.81 0.81 ns 7.9.5.11.2 HyperBus 166 MHz Switching Characteristics NO. PARAMETER DESCRIPTION MIN MAX UNIT D6 tc(clk/clkn) CLK period, CLK/CLKn 6 ns D7 tw(clk/clkn) Pulse width, CLK/CLKn 2.7 ns D8 tw(csIV) Pulse width, CS0 invalid between operations 6 ns D9 td(clkH-csL) Delay time, CS0 active to CLK rising/ CLKn falling -3.34 ns D10 td(clkL[LE]-csH) Delay time, last falling CLK/ rising CLKn edge to CS0 inactive 0.34 ns D11 td(clkX-rwdsV) Delay time, CLK transition to RWDS valid 0.94 2.08 ns D12 td(clkX-d[0:7]V) Delay time, CLK transitioning to D0:7 valid 0.76 2.26 ns 7.9.5.11.3 HyperBus 100 MHz Switching Characteristics NO. PARAMETER DESCRIPTION MIN MAX UNIT LFD6 tc(clk) CLK period, CLK 10 ns LFD7 tw(clk) Pulse width, CLK 4.5 ns LFD8 tw(csIV) Pulse width, CS0 invalid between operations 10 ns LFD9 td(clkH-csL) Delay time, CS0 active to CLK rising -3.39 ns LFD10 td(clkL[LE]-csH) Delay time, last falling CLK edge to CS0 inactive 0.39 ns LFD11 td(clkX-rwdsV) Delay time, CLK transition to RWDS valid 1.39 3.62 ns LFD12 td(clkX-d[0:7]V) Delay time, CLK transitioning to D0:7 valid 1.21 3.8 ns AM6548, AM6528, AM6546, AM6526 SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021 www.ti.com 200 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: AM6548 AM6528 AM6546 AM6526 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
