поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CC2430-RTR1-F64Z датащи(PDF) 128 Page - Texas Instruments

номер детали CC2430-RTR1-F64Z
подробное описание детали  A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CC2430-RTR1-F64Z датащи(HTML) 128 Page - Texas Instruments

Back Button CC2430-RTR1-F64Z Datasheet HTML 124Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 125Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 126Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 127Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 128Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 129Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 130Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 131Page - Texas Instruments CC2430-RTR1-F64Z Datasheet HTML 132Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 234 page
background image
CC2430
CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A
Page 128 of 232
the differential inputs consist of the input
pairs AIN0-1, AIN2-3, AIN4-5 and AIN6-7.
In addition to the input pins AIN0-AIN7, the
output of an on-chip temperature sensor
can be selected as an input to the ADC for
temperature measurements.
It is also possible to select a voltage
corresponding to AVDD_SOC/3 as an
ADC input.
This input allows the
implementation of e.g. a battery monitor in
applications where this feature is required.
13.7.2.3 ADC conversion sequences
The ADC will perform a sequence of
conversions, and move the results to
memory (through DMA) without any
interaction from the CPU.
The ADCCON2.SCH register bits are used
to define an ADC conversion sequence,
from the ADC inputs. A conversion
sequence will contain a conversion from
each channel from 0 up to and including
the channel number programmed in
ADCCON2.SCH when ADCCON2.SCH is set
to a value less than 8.
The single-ended inputs AIN0 to AIN7 are
represented by channel numbers 0 to 7 in
ADCCON2.SCH. Channel numbers 8 to 11
represent the differential inputs consisting
of AIN0-AIN1, AIN2-AIN3, AIN4-AIN5 and
AIN6-AIN7. Channel numbers 12 to 15
represent GND, internal voltage reference,
temperature sensor and AVDD_SOC/3,
respectively.
When ADCCON2.SCH is set to a value
between 8 and 12, the sequence will start
at channel 8. For even higher settings,
only single conversions are performed. In
addition to this sequence of conversions,
the ADC can be programmed to perform a
single conversion from any channel as
soon as the sequence has completed.
This is called an extra conversion and is
controlled with the ADCCON3 register.
The conversion sequence can also be
influenced with the ADCCFG register (see
section 13.1.5 on page 72). The eight
analog inputs to the ADC comes from IO
pins,
which
are
not
necessarily
programmed to be analog inputs. If a
channel should normally be part of a
sequence, but the corresponding analog
input is disabled in the ADCCFG, then that
channel will be skipped. For channels 8 to
12, both input pins must be enabled.
13.7.2.4 ADC Operating Modes
This section describes the operating
modes and initialization of conversions.
The ADC has three control registers:
ADCCON1,
ADCCON2 and ADCCON3.
These registers are used to configure the
ADC and to report status.
The ADCCON1.EOC bit is a status bit that
is set high when a conversion ends and
cleared when ADCH is read.
The ADCCON1.ST bit is used to start a
sequence of conversions. A sequence will
start
when
this
bit
is
set
high,
ADCCON1.STSEL=”11”
and
no
conversion is currently running. When the
sequence
is
completed,
this
bit
is
automatically cleared.
The ADCCON1.STSEL bits select which
event that will start a new sequence of
conversions. The options which can be
selected are rising edge on external pin
P2_0, end of previous sequence, a Timer
1
channel
0
compare
event
or
ADCCON1.ST=’1’.
The ADCCON2 register controls how the
sequence of conversions is performed.
ADCCON2.SREF is used to select the
reference voltage. The reference voltage
should
only
be
changed
when
no
conversion is running.
The
ADCCON2.SDIV bits select the
decimation rate (and thereby also the
resolution and time required to complete a
conversion
and
sample
rate).
The
decimation rate should only be changed
when no conversion is running.
The last channel of a sequence is selected
with the ADCCON2.SCH bits.
The
ADCCON3
register
controls
the
channel number, reference voltage and
decimation rate for the extra conversion.
The extra conversion will take place
immediately after the ADCCON3 register is
updated. The coding of the register bits is
exactly as for ADCCON2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com