TMS320VC5441 datasheet(49/86 Pages) TI

49 / 86 page

Functional Overview

December 1999 – Revised April 2002

SPRS122E

3.2.6 Software-Programmable Phase-Locked Loop (PLL)

The clock generator provides clocks to the 5441 device, and consists of a phase-locked loop (PLL) circuit. The

clock generator requires a reference clock input, which must be provided by using an external clock source.

The reference clock input is then divided by two (DIV mode) to generate clocks for the 5441 device. Alternately,

the PLL circuit can be used (PLL mode) to generate the device clock by multiplying the reference clock

frequency by a scale factor, allowing use of a clock source with a lower frequency than that of the CPU. The

PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal. When the PLL

is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once

the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal

clock circuitry allows the synthesis of new clock frequencies for use as master clock for the 5441 device. Only

subsystem A controls the PLL. Subsystems B, C, and D cannot access the PLL registers.

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides

various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can

be used to delay switching to PLL clocking mode of the device until lock is achieved. Devices that have a

built-in software-programmable PLL can be configured in one of two clock modes:

•

PLL mode. The input clock (CLKIN) is multiplied by 1 of 31 possible ratios. These ratios are achieved using

the PLL circuitry.

•

DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can

be completely disabled in order to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode

Figure 3–26 shows the bit layout of the clock mode register and Table 3–14 describes the bit functions.

PLLMUL†

PLLDIV†

PLLCOUNT†

PLLON/OFF†

PLLNDIV

STATUS

R/W

† When in DIV mode (PLLSTATUS is low), PLLMUL, PLLDIV, PLLCOUNT, and PLLON/OFF are don’t cares, and their contents are indeterminate.

LEGEND: R = Read, W = Write

Figure 3–26. Clock Mode Register (CLKMD)

TMS320VC5441 датащи(PDF) 49 Page - Texas Instruments