поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC16F616-E/ML датащи(PDF) 88 Page - Cirrus Logic

номер детали PIC16F616-E/ML
подробное описание детали  14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  APEX [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo APEX - Cirrus Logic

PIC16F616-E/ML датащи(HTML) 88 Page - Cirrus Logic

Back Button PIC16F616-E/ML Datasheet HTML 84Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 85Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 86Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 87Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 88Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 89Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 90Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 91Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 92Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 172 page
background image
PIC16F616/16HV616
DS41288A-page 86
Preliminary
© 2006 Microchip Technology Inc.
10.4.1
HALF-BRIDGE MODE
In Half-Bridge mode, two pins are used as outputs to
drive push-pull loads. The PWM output signal is output
on the CCP1/P1A pin, while the complementary PWM
output signal is output on the P1B pin (see Figure 10-8).
This mode can be used for half-bridge applications, as
shown in Figure 10-9, or for full-bridge applications,
where four power switches are being modulated with
two PWM signals.
In Half-Bridge mode, the programmable dead-band delay
can be used to prevent shoot-through current in half-
bridge power devices. The value of the PDC<6:0> bits of
the PWM1CON register sets the number of instruction
cycles before the output is driven active. If the value is
greater than the duty cycle, the corresponding output
remains inactive during the entire cycle. See 10.4.6
“Programmable Dead-Band Delay mode” for more
details of the dead-band delay operations.
Since the P1A and P1B outputs are multiplexed with
the PORT data latches, the associated TRIS bits must
be cleared to configure P1A and P1B as outputs.
FIGURE 10-8:
EXAMPLE OF HALF-
BRIDGE PWM OUTPUT
FIGURE 10-9:
EXAMPLE OF HALF-BRIDGE APPLICATIONS
Period
Pulse Width
td
td
(1)
P1A(2)
P1B(2)
td = Dead-Band Delay
Period
(1)
(1)
Note 1:
At this time, the TMR2 register is equal to the
PR2 register.
2:
Output signals are shown as active-high.
P1A
P1B
FET
Driver
FET
Driver
Load
+
-
+
-
FET
Driver
FET
Driver
V+
Load
FET
Driver
FET
Driver
P1A
P1B
Standard Half-Bridge Circuit (“Push-Pull”)
Half-Bridge Output Driving a Full-Bridge Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com