поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8360ECVVALDGA датащи(PDF) 21 Page - NXP Semiconductors

номер детали MPC8360ECVVALDGA
подробное описание детали  PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8360ECVVALDGA датащи(HTML) 21 Page - NXP Semiconductors

Back Button MPC8360ECVVALDGA Datasheet HTML 17Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 18Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 19Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 20Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 21Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 22Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 23Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 24Page - NXP Semiconductors MPC8360ECVVALDGA Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 102 page
background image
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
Freescale Semiconductor
21
DDR and DDR2 SDRAM AC Electrical Characteristics
This table provides the input AC timing specifications for the DDR SDRAM interface when GVDD(typ) = 2.5 V.
This figure shows the input timing diagram for the DDR controller.
Figure 6. DDR Input Timing Diagram
Table 19. DDR SDRAM Input AC Timing Specifications
At recommended operating conditions with GVDD of 2.5 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
AC input low voltage
VIL
—MVREF – 0.31
V
—
AC input high voltage
VIH
MVREF + 0.31
—
V
—
Table 20. DDR and DDR2 SDRAM Input AC Timing Specifications Mode
At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
MDQS—MDQ/MECC input skew per byte
333 MHz
266 MHz
200 MHz
tDISKEW
–750
–1125
–1250
750
1125
1250
ps
1, 2
Notes:
1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
2. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0
≤n ≤7)
or ECC (MECC[{0...7}] if n = 8).
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
tDISKEW
D1
D0
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com