| поискавой системы для электроныых деталей |
|
SPC58EEX датащи(PDF) 111 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58EEX датащи(HTML) 111 Page - STMicroelectronics |
|
111 / 154 page ![]() DS11646 Rev 4 111/154 SPC58EEx, SPC58NEx Electrical characteristics 128 3.18.2.1.4 DSPI master mode – output only Note: In the following table: • All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers. • TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1. Note: In the following table: • All output timing is worst case and includes the mismatching of rise and fall times of the output pads. • TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1. Table 58. DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock # Symbol C Characteristic Condition Value Unit Pad drive Load Min Max 1tSCK CC D SCK cycle time LVDS 15 pF to 50 pF differential(1) 25.0 — ns 2tCSV CC D PCS valid after SCK(2) (SCK with 50 pF differential load cap.) Very strong 25 pF — 6.0 ns Strong 50 pF — 10.5 ns 3tCSH CC D PCS hold after SCK(2) (SCK with 50 pF differential load cap.) Very strong 0 pF –4.0 — ns Strong 0 pF –4.0 — ns 4tSDC CC D SCK duty cycle (SCK with 50 pF differential load cap.) LVDS 15 pF to 50 pF differential 1/2tSCK –2 1/2tSCK +2 ns SOUT data valid time (after SCK edge) 5tSUO CC D SOUT data valid time from SCK(3) SOUT and SCK drive strength LVDS 15 pF to 50 pF differential —3.5 ns SOUT data hold time (after SCK edge) 6tHO CC D SOUT data hold time after SCK(3) SOUT and SCK drive strength LVDS 15 pF to 50 pF differential –3.5 — ns 1. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12. 2. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays. 3. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |