www.austriamicrosystems.com/Battery-Chargers/AS3610

1.01

13 - 25

AS3610/11

Datasheet - D e t a i l e d D e s c r i p t i o n

Figure 15. Byte Write

Figure 16. Page Write

Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-

write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is

incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition

followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE

state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent

register bytes can be read from the slave. The word address is incremented internally.

Figure 17. Random Read

Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer

from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the

device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address

transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located

by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on

the bus.

Figure 18. Sequential Read

reg_data

Register data/write

R

8 bit

data (n)

Register data/read

W

8 bit

P

Stop condition

R

1 bit

WA++

Increment word address internally

R

during acknowledge

Table 4. 2-Wire Serial Symbol Definition

Symbol

Definition

RW

Note

S

DW

A

WA

A

reg_data

A

P

write register

WA++

S

DW

A

WA

A

reg_data 1

A

P

write register

WA++

reg_data 2

A

write register

WA++

reg_data n

A

write register

WA++

...

S

DW

A

WA

A

N

A

read register

WA++

data

Sr

DR

P

S

DW

A

WA

A

N

A

read register

WA++

data

Sr

DR

P

reg_data 2

A

read register

WA++

reg_data n

...

A

read register

WA++