| поискавой системы для электроныых деталей |
|
ADM7155ACPZ-03-R7 датащи(PDF) 20 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADM7155ACPZ-03-R7 датащи(HTML) 20 Page - Analog Devices |
|
20 / 24 page ![]() ADM7155 Data Sheet Rev. C | Page 20 of 24 TOTAL POWER DISSIPATION (W) 2.8 2.6 2.4 3.0 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 25 155 145 125 102 85 65 45 135 115 95 75 55 35 6400mm2 500mm2 25mm2 TJ MAX Figure 59. Junction Temperature vs. Total Power Dissipation for the 8-Lead SOIC, TA = 25°C TOTAL POWER DISSIPATION (W) 1.8 2.0 2.2 2.4 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 50 60 70 80 90 100 110 120 130 160 150 140 6400mm2 500mm2 25mm2 TJ MAX Figure 60. Junction Temperature vs. Total Power Dissipation for the 8-Lead SOIC, TA = 50°C TOTAL POWER DISSIPATION (W) 2.0 1.6 1.8 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 65 75 85 95 105 115 125 135 155 145 6400mm2 500mm2 25mm2 TJ MAX Figure 61. Junction Temperature vs. Total Power Dissipation for the 8-Lead SOIC, TA = 85°C Thermal Characterization Parameter (ΨJB) When board temperature is known, use the thermal characterization parameter, ΨJB, to estimate the junction temperature rise (see Figure 62 and Figure 63). Maximum junction temperature (TJ) is calculated from the board temperature (TB) and power dissipation (PD) using the following formula: TJ = TB + (PD × ΨJB) (5) The typical value of ΨJB is 15.1°C/W for the 8-lead LFCSP package and 17.9°C/W for the 8-lead SOIC package. TOTAL POWER DISSIPATION (W) 9.0 8.5 8.0 7.0 6.0 7.5 6.5 5.5 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 0 160 140 120 100 80 60 40 20 TB = 25°C TB = 50°C TB = 65°C TB = 85°C TJ MAX Figure 62. Junction Temperature vs. Total Power Dissipation for the 8-Lead LFCSP TOTAL POWER DISSIPATION (W) 5.5 7.5 7.0 6.5 6.0 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 0 160 140 120 100 80 60 40 20 TB = 25°C TB = 50°C TB = 65°C TB = 85°C TJ MAX Figure 63. Junction Temperature vs. Total Power Dissipation for the 8-Lead SOIC PSRR PERFORMANCE The ADM7155 is available in four models that optimize power dissipation and PSRR performance as a function of input and output voltage. See Table 9 and Table 10 for selection guides. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |