SH7041A datasheet(222/923 Pages) RENESAS

номер детали	SH7041A

подробное описание детали	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

производитель	RENESAS [Renesas Technology Corp]

домашняя страница	http://www.renesas.com

Logo

222 / 923 page

184

10.2.8

Refresh Time Constant Register (RTCOR)

RTCOR is a 16-bit read/write register that establishes the compare match period with RTCNT.

The values of RTCOR and RTCNT are constantly compared. When the values correspond, the

compare match flag of RTCSR is set and RTCNT is cleared to 0.

When the refresh bit (RFSH) of the RTCSR is set to 1 and the RMD bit is 0, a refresh request

signal is produced by this match. The refresh request signal is held until a refresh operation is

performed. If the refresh request is not processed before the next match, the previous request

becomes ineffective.

When the CMIE bit of the RTSCR is set to 1, an interrupt request is sent to the interrupt controller

by this match signal. The interrupt request is output continuously until the CMF bit of the RTSCR

is cleared.

Bits 15–8 are reserved and cannot be used in setting the period. They always read 0.

RTCOR is initialized by power-on resets to H'0000, but is not initialized by manual resets or

software standbys.

Bit:

——

———

—

Initial value:

R/W:

Bit:

Initial value:

R/W:

R/W

SH7041A датащи(PDF) 222 Page - Renesas Technology Corp