поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SH7041A датащи(PDF) 179 Page - Renesas Technology Corp

номер детали SH7041A
подробное описание детали  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A датащи(HTML) 179 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 175Page - Renesas Technology Corp SH7041A Datasheet HTML 176Page - Renesas Technology Corp SH7041A Datasheet HTML 177Page - Renesas Technology Corp SH7041A Datasheet HTML 178Page - Renesas Technology Corp SH7041A Datasheet HTML 179Page - Renesas Technology Corp SH7041A Datasheet HTML 180Page - Renesas Technology Corp SH7041A Datasheet HTML 181Page - Renesas Technology Corp SH7041A Datasheet HTML 182Page - Renesas Technology Corp SH7041A Datasheet HTML 183Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 923 page
background image
141
For the A mask, overwrite this register as follows:
When clearing bit to 0: read the 1 bit to clear and write 0.
When setting bit to 1: read the 0 bit to set and write 1.
Bit:
7
6
5
4
3
2
1
0
DTE7
DTE6
DTE5
DTE4
DTE3
DTE2
DTE1
DTE0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W*
R/W*
R/W*
R/W*
R/W*
R/W*
R/W*
R/W*
Note: * DTER bits can only be modified by writing 1 after reading 0, or writing 0 after reading 1.
8.2.8
DTC Control/Status Register (DTCSR)
The DTCSR is a 16-bit readable/writable register that sets disable/enable for DTC activation by
software, as well as the DTC vector addresses for software activation. It also indicates the DTC
transfer status.
The DTCSR is initialized to H'0000 by power-on resets and in standby mode. Manual reset does
not initialize DTCSR.
Bit:
15
14
13
12
11
10
9
8
—
—
—
—
—
NMIF
AE
SWDTE
Initial value:
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R/W*
1
R/W*
1
R/W*
2
Bit:
7
6
5
4
3
2
1
0
Bit name: DTVEC7 DTVEC6 DTVEC5 DTVEC4 DTVEC3 DTVEC2 DTVEC1 DTVEC0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W*
3
R/W*
3
R/W*
3
R/W*
3
R/W*
3
R/W*
3
R/W*
3
R/W*
3
*4
Notes: *1 For the NMIF and AE bits, only a 0 write after a 1 read is possible.
*2 For the SWDTE bit, a 1 write is always possible, but a 0 write is possible only after a 1
is read.
*3 For the DTVEC7–DTVEC0 bits, writes are possible only when SWDTE = 0.
*4 Be sure to write 0 to the DTVEC0 bit.
Bits 15–11—Reserved: These bits always read as 0. The write value should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com