| поискавой системы для электроныых деталей |
|
SAMA5D2 датащи(PDF) 7 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SAMA5D2 датащи(HTML) 7 Page - Microchip Technology |
|
7 / 56 page ![]() 2. DDR2-SDRAM Features • Power Supply: DDRM_VDD, DDRM_VDDL, DDRM_VDDQ = 1.8 V ±0.1 V • Double Data Rate Architecture: Two Data Transfers per Clock Cycle • CAS Latency: 3 • Burst Length: 8 • Bi-Directional, Differential Data Strobes (DQS and DQSN) are Transmitted/Received with Data • Edge-Aligned with Read Data and Center-Aligned with Write Data • DLL Aligns DQ and DQS Transitions with Clock • Differential Clock Inputs (CLK and CLKN) • Data Masks (DM) for Write Data • Commands Entered on Each Positive CLK Edge, Data and Data Mask are Referenced to Both Edges of DQS • Auto-Refresh and Self-Refresh Modes • Precharged Power-Down and Active Power-Down • Write Data Mask • Write Latency = Read Latency - 1 (WL = RL - 1) • Interface: SSTL_18 SAMA5D2 SIP DDR2-SDRAM Features © 2021 Microchip Technology Inc. Datasheet DS60001484D-page 7 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |