MPC7441 datasheet(13/56 Pages) NXP

13 / 56 page

MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5

Freescale Semiconductor

Electrical and Thermal Characteristics

Table 7 provides the power consumption for the MPC7447A. For information regarding power

consumption when dynamic frequency switching is enabled, see Section 9.8.5, “Dynamic Frequency

Switching (DFS).”

NOTE

The power consumption information in this table applies when the device is

operated at the nominal core voltage indicated in Table 4. For power

consumption at derated core voltage conditions, see Section 5.3, “Voltage

and Frequency Derating.”

Capacitance,

Vin = 0 V, f = 1 MHz

All other inputs

Cin

—8.0

Notes:

1. Nominal voltages; see Table 4 for recommended operating conditions.

2. For processor bus signals, the reference is OVDD

3. Excludes test signals and IEEE 1149.1 boundary scan (JTAG) signals

4. The leakage is measured for nominal OVDD and VDD, or both OVDD and VDD must vary in the same direction (for

example, both OVDD and VDD vary by either +5% or –5%).

5. Capacitance is periodically sampled rather than 100% tested.

6. Excludes signals with internal pullups: BVSEL, LSSD_MODE, TDI, TMS, and TRST.

Table 7. Power Consumption for MPC7447A

Processor (CPU) Frequency

Unit

Notes

1000

1267

1333 5

1420 MHz

Full-Power Mode

Typical

16.0

18.3

18.0

21.0

1, 2

Maximum

23.0

26.0

25.0

30.0

1, 3

Nap Mode

Typical

4.1

3.3

4.1

1, 2

Sleep Mode

Typical

4.1

3.3

4.1

1, 2

Deep Sleep Mode (PLL Disabled)

Table 6. DC Electrical Specifications (continued)

At recommended operating conditions. See Table 4.

Characteristic

Nominal

Bus

Voltage 1

Symbol

Min

Max

Unit

Notes

MPC7441 датащи(PDF) 13 Page - NXP Semiconductors

MPC7441 датащи(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL