поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

VSC880TY датащи(PDF) 20 Page - Vitesse Semiconductor Corporation

номер детали VSC880TY
подробное описание детали  High Performance 16x16 Serial Crosspoint Switch
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  VITESSE [Vitesse Semiconductor Corporation]
домашняя страница  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC880TY датащи(HTML) 20 Page - Vitesse Semiconductor Corporation

Back Button VSC880TY Datasheet HTML 16Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 17Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 18Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 19Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 20Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 21Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 22Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 23Page - Vitesse Semiconductor Corporation VSC880TY Datasheet HTML 24Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 28 page
background image
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC880
High Performance 16x16
Serial Crosspoint Switch
Page 20
G52191-0, Rev 4.2
01/05/01
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
AC Characteristics
Table 1: LVDS and TTL Outputs
Figure 9: Parallel Data Input Timing Diagram
Table 2: Transmit Data Input Timing Table
Note: Duty cycle for TREFCLK is 50% +/- 10% worst case
Figure 10: Parallel Data Output Timing Diagram
Parameters
Description
Min
Typ
Max
Units
Conditions
TR,TTL
TTL Output Rise Time
2.5
ns
10-90% @ 50pF
TF,TTL
TTL Output Fall Time
2.5
ns
10-90% @ 50pF
TR,LVDS
LVDS Output Rise Time
100
ps
20-80%
TF,LVDS
LVDS Output Fall Time
100
ps
20-80%
Parameter
Description
Min
Typ
Max
Units
TREFCLK
Reference (word) clock period
16
ns
FREFCLK
Reference clock frequency stability
100
ppm
JREFCLK
Reference clock input jitter
7
ps RMS
TINSU
Parallel data setup time with respect to REFCLK
1
ns
TINH
Parallel data hold time with respect to REFCLK
2
ns
TSKEW
REFCLK to REFCLK skew using parallel switch chips
1
ns
TREFCLK
TINSU
TINH
REFCLK
DATA[15:0], FI[3:0], WEN,
CEN, CCLK,
TINT
INT
TINT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com