| поискавой системы для электроныых деталей |
|
PRT2011CVL5A датащи(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PRT2011CVL5A датащи(HTML) 39 Page - NXP Semiconductors |
|
39 / 112 page ![]() Electrical Characteristics i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020 NXP Semiconductors 39 4.4.2 WDOG reset timing parameters Figure 8 shows the WDOG reset timing and Table 29 lists the timing parameters. Figure 8. WDOGn_B timing diagram NOTE RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or approximately 30 s. NOTE WDOGn_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information. 4.4.3 SCAN JTAG Controller (SJC) timing parameters Figure 9 depicts the SJC test clock input timing. Figure 10 depicts the SJC boundary scan timing. Figure 11 depicts the SJC test access port. Signal parameters are listed in Table 30. Figure 9. Test clock input timing diagram Table 29. WDOGn_B timing parameters ID Parameter Min Max Unit CC3 Duration of WDOGn_B Assertion 1 — RTC_XTALI cycle WDOGn_B CC3 (Output) JTAG_TCK (Input) VM VM VIH VIL SJ1 SJ2 SJ2 SJ3 SJ3 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |