поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MAX14906 датащи(PDF) 4 Page - Maxim Integrated Products

номер детали MAX14906
подробное описание детали  Evaluation Kit
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MAXIM [Maxim Integrated Products]
домашняя страница  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX14906 датащи(HTML) 4 Page - Maxim Integrated Products

  MAX14906 Datasheet HTML 1Page - Maxim Integrated Products MAX14906 Datasheet HTML 2Page - Maxim Integrated Products MAX14906 Datasheet HTML 3Page - Maxim Integrated Products MAX14906 Datasheet HTML 4Page - Maxim Integrated Products MAX14906 Datasheet HTML 5Page - Maxim Integrated Products MAX14906 Datasheet HTML 6Page - Maxim Integrated Products MAX14906 Datasheet HTML 7Page - Maxim Integrated Products MAX14906 Datasheet HTML 8Page - Maxim Integrated Products MAX14906 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
Maxim Integrated │ 4
www.maximintegrated.com
Evaluates: MAX14906
MAX14906 Evaluation Kit
12) Select
Config1 register (0x0A) and set the SLEDSet
bit to 0 in the
Setting cell to autonomously control
all four STATUS LEDs by the internal logic. The font
color of the modified register is changed from black to
red. Click the
Write Selected button to write the new
configuration into the register.
13) By default, the GUI is set for DO High-Side Mode. In
the
System tab of the GUI, select the desired output
mode (High-side, High-side 2x Inrush Current, Ac-
tive Clamp Push-pull or Simple Push-pull) and select
On to set D_ logic input high, thus the corresponding
DOI_ output is enabled/turned on. Notice that the cor-
responding status LED (SLED_) lights up.
14) Select
Off in the pulldown menu to set the D_ logic in-
put low to turn off the corresponding DOI_ output. Verify
that the SLED_ is turned off, which indicates that the
DOI_ output is turned off.
15) Repeat steps 13 and 14 to verify other DOI_ outputs
and check that the status LED (SLED_) follows the
input setting.
16) In the
System tab select DI Mode for all DOI_ chan-
nels in the pulldown menu in the first column. This
configures the DOI1 to DOI4 channels to Type 1 and
3 digital-input mode (DI mode) and sets D1 to D4 log-
ic pins to logic outputs.
17) Connect the negative terminal of the 24V DC power
supply to the GND test point. Connect the positive
terminal of the 24V DC power supply to the DOI1 test
point.
18) Using a voltmeter, verify D1 logic output is approxi-
mately 5V by probing the D1 test point.
19) Set the DC power supply output to be less than 6V.
20) Using a voltmeter, verify D1 logic output is approxi-
mately 0V by probing the D1 test point.
21) Repeat steps 17 to 20 to verify other DOI_ input be-
havior.
Detailed Description of Hardware
The MAX14906 EV kit allows the user to evaluate all
features and operational modes of the MAX14906, four-
channel digital-output, digital-input device.
External Power Supplies
The EV kit is powered from a single power supply and
accepts a wide range of supply voltages, from 10V to 40V
DC. The power is applied through two banana jacks, VDD
(+) and GND (-).
The MAX14906 requires a 5V DC power supply on V5. It
can be powered by the internal 5V linear regulator when
the J7 header is left open. Alternatively, V5 can be powered
by an external 5V DC supply when J7 is in the 1–2 position.
Refer to Table 1 for details.
Table 1. MAX14906 Board Shunt Positions and Settings (continued)
*Default configuration
HEADER
SHUNT
POSITION
DESCIPTION
J7
1–2
Connect REGEN to GND to disable the internal regulator. Connect an external 5V supply between
the V5 test point and GND test point.
Open*
Enable the internal 5V regulator (V5 is a 5V supply output).
J8
1–2
Connect VDD to VDD1. The external pMOS transistor Q1 is not used and G1 is turned off.
Open*
VDD is connected to VDD1 through the external pMOS transistor Q1 for reverse current protection
and G1 is turned on.
J9
1–2
Connect VDD to VDD2. The external pMOS transistor Q2 is not used and G2 is turned off.
Open*
VDD is connected to VDD2 through the external pMOS transistor Q2 for reverse current protection
and G2 is turned on.
J10
1–2
Connect VDD to VDD3. The external pMOS transistor Q3 is not used and G3 is turned off.
Open*
VDD is connected to VDD3 through the external pMOS transistor Q3 for reverse current protection
and G3 is turned on.
J11
1–2
Connect VDD to VDD4. The external pMOS transistor Q4 is not used and G4 is turned off.
Open*
VDD is connected to VDD4 through the external pMOS transistor Q4 for reverse current protection
and G4 is turned on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com