| поискавой системы для электроныых деталей |
|
MCP39F511A-EMQ датащи(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP39F511A-EMQ датащи(HTML) 6 Page - Microchip Technology |
|
6 / 68 page ![]() MCP39F511A DS20006044A-page 6 2018 Microchip Technology Inc. Absolute Input Voltage VIN DGND -0.3 — DVDD +0.3 V Recommended Impedance of Analog Voltage Source RIN —— 2.5 k Integral Nonlinearity INL —±1 ±2 LSb Differential Nonlinearity DNL —±1 ±1.5 LSb Gain Error GERR —±1 ±3 LSb Offset Error EOFF —±1 ±2 LSb Temperature Measurement Rate — fLINE/2N —sps Note 7 Clock and Timings UART Baud Rate UDB 1.2 9.6 115.2 kbps See Section 3.2 for protocol details Master Clock and Crystal Frequency fMCLK -2% 4 +2% MHz Capacitive Loading on OSCO pin COSC2 — — 15 pF When an external clock is used to drive the device Internal Oscillator Tolerance fINT_OSC — 2 — % -40 to +85°C only (Note 7) Internal Voltage Reference Internal Voltage Reference Tolerance VREF -2% 1.2 +2% V VREFEXT =0, TA =+25°C only Temperature Coefficient TCVREF —7 — ppm/°C TA = -40°C to +125°C, VREFEXT =0 Output Impedance ZOUTVREF —2 — k VREFEXT =0 Current, VREF AIDDVREF —25 — AVREFEXT =0 SHUTDOWN<1:0>=11 TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD, DVDD = +2.7 to +3.6V, TA = -40°C to +125°C, MCLK = 4 MHz, PGA GAIN = 1. Characteristic Sym. Min. Typ. Max. Units Test Conditions Note 1: Calculated from reading the register values with no averaging, single computation cycle with accumulation interval of 4 line cycles. 2: Specification by design and characterization; not production tested. 3: N = Value in the Accumulation Interval Parameter register. The default value of this register is 2 or TCAL =80 ms for 50 Hz line. 4: Applies to Voltage Sag and Voltage Surge events only. 5: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 “Typical Performance Curves” for typical performance. 6: VIN =1.2 VPP =424 mVRMS @ 50/60 Hz. This parameter is established by characterization and is not 100% tested. 7: Variation applies to internal clock and UART only. All calculated output quantities can be temperature compensated to the performance listed in the respective specification. 8: The internal ADC clock frequency is affected by the amplitude of the AC signal applied on the voltage channel, decreasing the overall accuracy if the amplitude is low. In DC mode, the internal ADC clock frequency is constant. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |