поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XIO2000AI датащи(PDF) 150 Page - Texas Instruments

номер детали XIO2000AI
подробное описание детали  XIO2000A/XIO2000AI PCI Express to PCI Bus Translation Bridge
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

XIO2000AI датащи(HTML) 150 Page - Texas Instruments

Back Button XIO2000AI Datasheet HTML 146Page - Texas Instruments XIO2000AI Datasheet HTML 147Page - Texas Instruments XIO2000AI Datasheet HTML 148Page - Texas Instruments XIO2000AI Datasheet HTML 149Page - Texas Instruments XIO2000AI Datasheet HTML 150Page - Texas Instruments XIO2000AI Datasheet HTML 151Page - Texas Instruments XIO2000AI Datasheet HTML 152Page - Texas Instruments XIO2000AI Datasheet HTML 153Page - Texas Instruments XIO2000AI Datasheet HTML 154Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 165 page
background image
Electrical Characteristics
141
April 2007 Revised October 2008
SCPS155C
7.9
PCI Clock Timing Requirements Over Recommended Operating Conditions
PARAMETER
33 MHZ
66 MHZ
UNITS
PARAMETER
MIN
MAX
MIN
MAX
UNITS
tc
Cycle time, CLK
30
1
15
30
ns
twH
Pulse duration (width), CLK high
11
6
ns
twL
Pulse duration (width), CLK low
11
6
ns
trise
tfall
Slew rate, CLK
1.5
4
1.5
4
V/ns
tdc
CLKOUT6:0 duty cycle
40%
60%
40%
60%
tskew
CLKOUT6:0 skew between clock outputs
0.5
0.5
ns
tsu
Setup time, CLKOUT6:0 stable before PRST is deasserted
100
100
µs
7.10 PCI Bus Timing Requirements Over Recommended Operating Conditions
PARAMETER
TEST
33 MHZ
66 MHZ
UNITS
PARAMETER
TEST
CONDITION
MIN
MAX
MIN
MAX
UNITS
tpd
CLK to shared signal valid propagation delay time
CL = 50 pF
11
ns
tpd
CLK to shared signal valid propagation delay time
CL = 30 pF
6
ns
tpd
CLK to shared signal invalid propagation delay time
CL = 50 pF
2
ns
tpd
CLK to shared signal invalid propagation delay time
CL = 30 pF
1
ns
ton
Enable time, high-impedance-to-active delay time from CLK
CL = 50 pF
2
ns
ton
Enable time, high-impedance-to-active delay time from CLK
CL = 30 pF
1
ns
toff
Disable time, active-to-high-impedance delay time from CLK
CL = 50 pF
28
ns
toff
Disable time, active-to-high-impedance delay time from CLK
CL = 30 pF
14
ns
tsu
Setup time on shared signals before CLK valid (rising edge)
7
3
ns
th
Hold time on shared signals after CLK valid (rising edge)
0
0
ns
Note: The PCI shared signals are AD31:0, C/BE3:0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL,
LOCK, SERIRQ, PAR, PERR, SERR, and CLKRUN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com