поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADL9006ACGZN-R7 датащи(PDF) 13 Page - Analog Devices

номер детали ADL9006ACGZN-R7
подробное описание детали  2 GHz to 28 GHz, GaAs, pHEMT, MMIC Low Noise Amplifier
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADL9006ACGZN-R7 датащи(HTML) 13 Page - Analog Devices

Back Button ADL9006ACGZN-R7 Datasheet HTML 6Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 7Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 8Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 9Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 10Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 11Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 12Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 13Page - Analog Devices ADL9006ACGZN-R7 Datasheet HTML 14Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 13 / 14 page
background image
Data Sheet
ADL9006
Rev. 0 | Page 13 of 14
APPLICATIONS INFORMATION
BIASING PROCEDURES
Capacitive bypassing is required for VDD, as shown in the typical
application circuit in Figure 38. Gain control is possible through
the application of a dc voltage to the VGG2 pin. If gain control is
used, VGG2 must be bypassed by a 100 pF capacitor, a 0.01 μF
capacitor, and a 4.7 μF capacitor. If gain control is not used, VGG2
can be either left open or capacitively bypassed, as shown in
Figure 38.
The recommended bias sequence during power-up is as follows:
1.
Set VDD to 5 V (this setting results in an IDD near its
specified typical value).
2.
If the gain control function is used, apply a voltage within
the range of −2.0 V to +2.6 V to VGG2 until the desired gain is
achieved.
3.
Apply the RF input signal.
The recommended bias sequence during power-down is as follows:
1.
Turn off the RF input signal.
2.
Remove the VGG2 voltage or set it to 0 V.
3.
Set VDD to 0 V.
Unless otherwise noted, all measurements and data shown were
taken using the typical application circuit (see Figure 38), biased
per the conditions in the Specifications section. The bias con-
ditions shown in the Specifications section are the operating
points recommended to optimize the overall performance of
the device. Operation using other bias conditions may provide
performance that differs from what is shown in this data sheet.
To obtain the optimal performance while not damaging the
device, follow the recommended biasing sequences outlined in
this section.
VGG2
RFIN
RFOUT
VDD
0.01µF
100pF
4.7µF
0.01µF
100pF
4.7µF
2
31
21
4
Figure 38. Typical Application Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com