поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP3551-E/MS датащи(PDF) 18 Page - Microchip Technology

номер детали MCP3551-E/MS
подробное описание детали  Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3551-E/MS датащи(HTML) 18 Page - Microchip Technology

Back Button MCP3551-E/MS Datasheet HTML 14Page - Microchip Technology MCP3551-E/MS Datasheet HTML 15Page - Microchip Technology MCP3551-E/MS Datasheet HTML 16Page - Microchip Technology MCP3551-E/MS Datasheet HTML 17Page - Microchip Technology MCP3551-E/MS Datasheet HTML 18Page - Microchip Technology MCP3551-E/MS Datasheet HTML 19Page - Microchip Technology MCP3551-E/MS Datasheet HTML 20Page - Microchip Technology MCP3551-E/MS Datasheet HTML 21Page - Microchip Technology MCP3551-E/MS Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 30 page
background image
MCP3551/3
DS21950B-page 18
© 2005 Microchip Technology Inc.
5.3
Single Conversion Mode
If a rising edge of Chip Select (CS) occurs during tCONV,
a subsequent conversion will not take place and the
device will enter low-power Shutdown mode after
tCONV completes. This is referred to as Single
Conversion mode. This operation is demonstrated in
Figure 5-3. Note that a falling edge of CS during the
same conversion that detected a rising edge, as in
Figure 5-2, will not initiate a new conversion. Once a
rising edge is seen, the device will enter Sleep, then
Shutdown mode. Once the device has been put into
Single Conversion mode, the data must be clocked out
in order for a new conversion to take place. A
subsequent falling edge on CS during Shutdown mode
will not initiate a new conversion, unless the prior
conversion data has been clocked out of the device.
After the final data bit has been clocked out on the 25th
clock, the SDO/RDY pin will go active-high.
5.3.1
READY FUNCTION OF SDO/RDY
PIN, SINGLE CONVERSION MODE
At every falling edge of CS during the internal conver-
sion, the state of the internal conversion is latched on
the SDO/RDY pin to give ready or busy information. A
High state means the device is currently performing an
internal conversion and data cannot be clocked out. A
Low state means the device has finished its conversion
and the data is ready for retrieval on the falling edge of
SCK. This operation is demonstrated in Figure 5-4.
Note that the device has been put into Single
Conversion mode with the first rising edge of CS.
FIGURE 5-4:
RDY Functionality in Single
Conversion Mode.
5.4
Continuous Conversion Mode
If no rising edge of CS occurs during any given conver-
sion per Figure 5-2, a subsequent conversion will take
place and the contents of the previous conversion will
be overwritten. This operation is demonstrated in
Figure 5-5. Once conversion output data has started to
be clocked out, the output buffer is not refreshed until
all 24 bits have been clocked. A complete read must
occur in order to read the next conversion in this mode.
The subsequent conversion data to be read will then be
the most recent conversion. The conversion time is
fixed and cannot be shortened by the rising edge of CS.
This rising edge will place the part in Shutdown mode
and all conversion data will be lost.
The transfer of data from the SINC filter to the output
buffer is demonstrated in Figure 5-5. If the previous
conversion data is not clocked out of the device, it will
be lost and replaced by the new conversion. When the
device is in Continuous Conversion mode, the most
recent conversion data is always present at the output
register for data retrieval.
FIGURE 5-5:
Most Current Continuous
Conversion Mode Data.
If a conversion is in process, it cannot be terminated
with the rising edge of CS. SDO/RDY must first
transition to a Low state, which will indicate the end of
conversion.
5.4.1
READY FUNCTION OF SDO/RDY
PIN IN CONTINUOUS CONVERSION
MODE
The device enters Continuous Conversion mode if no
rising edge of CS is seen during tCONV and consecu-
tive conversions ensue. SDO/RDY will be high,
indicating that a conversion is in process. When a
conversion is complete, SDO/RDY will change to a
Low state. With the Low state of SDO/RDY after this
first conversion, the conversion data can be accessed
with the combination of SCK and SDO/RDY. If the data
ready event happens during the clocking out of the
data, the data ready bit will be displayed after the
complete 24-bit word communication (i.e., the data
ready event will not interrupt a data transfer).
Note:
The Ready state is latched on each falling
edge of CS and will not dynamically
update if CS is held low. CS must be
toggled high thru low.
tCONV
CS
Int. Osc
SDO/RDY
Hi-Z
tCONV
tCONV
tCONV
CS
Int. Osc
SCK & SDO/RDY
A
B
C
Conversion B data is clocked
out of the device here.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com