поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M1E2G4BPFI80-SD-R датащи(PDF) 2 Page - Silicom Ltd.

номер детали M1E2G4BPFI80-SD-R
подробное описание детали  M1E2G4BPFI35-SD
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SILICOM [Silicom Ltd.]
домашняя страница  https://www.silicom-usa.com/
Logo SILICOM - Silicom Ltd.

M1E2G4BPFI80-SD-R датащи(HTML) 2 Page - Silicom Ltd.

  M1E2G4BPFI80-SD-R Datasheet HTML 1Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 2Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 3Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 4Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 5Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 6Page - Silicom Ltd. M1E2G4BPFI80-SD-R Datasheet HTML 7Page - Silicom Ltd.  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
Silicom Ltd. Connectivity Solutions
Page
2
On Board Watch Dog Timer (WDT) Controller.
Software programmable time out interval.
Software Programmable WDT Enable / Disable counter.
Software programmable Bypass Capability Enable / Disable
Software Programmable Disconnect Capability Enable / Disable.
Software Programmable mode (Bypass, Normal or Disconnect mode) at Power up.
Software Programmable mode (Bypass, Normal mode) at Power off.
Independent Bypass operation in every two ports
Emulates standard NIC
Performance Features:
8 Transmit and Receive queues per port.
Support for 8 pools (single queue) of virtual machine Device Queues (VMDq) per port.
Support Direct Cache Access (DCA).
Support Intel I/O Acceleration Technology v3.0.
TSO interleaving for reduced latency
Minimized device I/O interrupts using MSI and MSI-X
UDP, TCP and IP checksum offload
UDP and TCP transmit segmentation offload (TSO)
SCTP receive and transmit checksum offload
Common Key features:
PCI Express ExpressModule Electromechanical Specification Revision 1.0
Support PCI Express Base Specification 2.0 (5GT/sec)
High performance, reliability, and low power use in Intel 82580 quad integrated MAC + PHY and SERDES chip controller
Hardware acceleration that can offload tasks from the host processor. The controllers can offload TCP/UDP/IP checksum
calculations and TCP segmentation.
Server class reliability, availability and performance features:
Link Aggregation and Load Balancing
Switch dependent: 802.3ad (LACP), Generic Trunking ( GEC / FEC)
Switch and NIC Independent.
Failover
Priority queuing
– 802.1p layer 2 priority encoding.
Virtual LANs
–802.1q VLAN tagging.



Html Pages

1 2 3 4 5 6 7


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com