| поискавой системы для электроныых деталей |
|
PMS152 датащи(PDF) 68 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PMS152 датащи(HTML) 68 Page - PADAUK Technology. |
|
68 / 91 page ![]() PMS152 8bit OTP Type SuLED IO Controller ©Copyright 2020, PADAUK Technology Co. Ltd Page 68 of 91 PDK-DS-PMS152-EN_V105 –Jun. 9, 2020 6.25. PWMG Clock Register (pwmgclk), IO address = 0x21 Bit Reset R/W Description 7 0 WO PWMG Disable/ Enable 0: PWMG Disable 1: PWMG Enable 6 - 4 000 WO PWMG clock pre-scalar. 000: ÷1 001: ÷2 010: ÷4 011: ÷8 100: ÷16 101: ÷32 110: ÷64 111: ÷128 3 - 1 - - Reserved 0 0 WO PWMG clock source selection 0: System Clock 1: IHRC or IHRC*2 (by code option PWM_Source) 6.26. PWMG0 Duty Value High Register (pwmg0dth), IO address = 0x22 Bit Reset R/W Description 7 - 0 - WO Bit[10:3] of PWMG0 Duty. 6.27. PWMG0 Duty Value Low Register (pwmg0dtl), IO address = 0x23 Bit Reset R/W Description 7 - 5 - WO Bit[2:0] of PWMG0 Duty. 4 - 0 - - Reserved Note: It’s necessary to write PWMG0 Duty_Value Low Register before writing PWMG0 Duty_Value High Register. 6.28. PWMG Counter Upper Bound High Register (pwmgcubh ), IO address = 0x24 Bit Reset R/W Description 7 - 0 - WO Bit[10:3] of PWMG Counter Bound. 6.29. PWMG Counter Upper Bound Low Register (pwmgcubl ), IO address = 0x25 Bit Reset R/W Description 7 - 6 - WO Bit[2:1] of PWMG Counter Bound. 5 - 0 - - Reserved |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |