| поискавой системы для электроныых деталей |
|
MSP430F6433IPZ датащи(PDF) 49 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
MSP430F6433IPZ датащи(HTML) 49 Page - Texas Instruments |
|
49 / 128 page ![]() 8.46 12-Bit DAC, Linearity Specifications over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-17) PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT Resolution 12-bit monotonic 12 bits INL Integral nonlinearity(2) VeREF+ = 1.5 V, DAC12AMPx = 7, DAC12IR = 1 2.2 V ±2 ±4(1) LSB VeREF+ = 2.5 V, DAC12AMPx = 7, DAC12IR = 1 3 V ±2 ±4 DNL Differential nonlinearity(2) VeREF+ = 1.5 V, DAC12AMPx = 7, DAC12IR = 1 2.2 V ±0.4 ±1(1) LSB VeREF+ = 2.5 V, DAC12AMPx = 7, DAC12IR = 1 3 V ±0.4 ±1 EO Offset voltage Without calibration(2) (3) VeREF+ = 1.5 V, DAC12AMPx = 7, DAC12IR = 1 2.2 V ±21(1) mV VeREF+ = 2.5 V, DAC12AMPx = 7, DAC12IR = 1 3 V ±21 With calibration(2) (3) VeREF+ = 1.5 V, DAC12AMPx = 7, DAC12IR = 1 2.2 V ±1.5(1) VeREF+ = 2.5 V, DAC12AMPx = 7, DAC12IR = 1 3 V ±1.5 dE(O)/dT Offset error temperature coefficient(2) With calibration 2.2 V, 3 V ±10 µV/°C EG Gain error VeREF+ = 1.5 V 2.2 V ±2.5 %FSR VeREF+ = 2.5 V 3 V ±2.5 dE(G)/dT Gain temperature coefficient(2) 2.2 V, 3 V 10 ppm of FSR/ °C tOffset_Cal Time for offset calibration(4) DAC12AMPx = 2 2.2 V, 3 V 165 ms DAC12AMPx = 3, 5 66 DAC12AMPx = 4, 6, 7 16.5 (1) This parameter is not production tested. (2) Parameters calculated from the best-fit curve from 0x0F to 0xFFF. The best-fit curve method is used to deliver coefficients "a" and "b" of the first-order equation: y = a + bx. VDAC12_xOUT = EO + (1 + EG) × (VeREF+ / 4095) × DAC12_xDAT, DAC12IR = 1. (3) The offset calibration works on the output operational amplifier. Offset calibration is triggered by setting the DAC12CALON bit. (4) The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with DAC12AMPx = {0, 1}. TI recommends configuring the DAC12 module before initiating calibration. Port activity during calibration may effect accuracy and is not recommended. V R+ Gain Error Offset Error DAC Code DAC V OUT Ideal transfer function R = Load ¥ AV CC C = 100 pF Load 2 DAC Output Positive Negative Figure 8-17. Linearity Test Load Conditions and Gain and Offset Definitions www.ti.com MSP430F6438, MSP430F6436, MSP430F6435, MSP430F6433 SLAS720F – AUGUST 2010 – REVISED SEPTEMBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 49 Product Folder Links: MSP430F6438 MSP430F6436 MSP430F6435 MSP430F6433 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |