поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IS25LP064A-RFLA1 датащи(PDF) 31 Page - Integrated Silicon Solution, Inc

номер детали IS25LP064A-RFLA1
подробное описание детали  3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ISSI [Integrated Silicon Solution, Inc]
домашняя страница  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS25LP064A-RFLA1 датащи(HTML) 31 Page - Integrated Silicon Solution, Inc

Back Button IS25LP064A-RFLA1 Datasheet HTML 27Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 28Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 29Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 30Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 31Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 32Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 33Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 34Page - Integrated Silicon Solution, Inc IS25LP064A-RFLA1 Datasheet HTML 35Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 99 page
background image
IS25LP064A/032A
Integrated Silicon Solution, Inc.- www.issi.com
31
Rev. A
11/06/2015
8.5 FAST READ DUAL OUTPUT OPERATION (FRDO, 3Bh)
The FRDO instruction is used to read memory data on two output pins each at up to a 133MHz clock.
The FRDO instruction code is followed by three address bytes (A23
– A0) and a dummy byte (8 clocks),
transmitted via the IO0 line, with each bit latched-in during the rising edge of SCK. Then the first data byte
addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency fCT,
during the falling edge of SCK. The first bit (MSB) is output on IO1. Simultaneously the second bit is output on
IO0.
The first byte addressed can be at any memory location. The address is automatically incremented by one after
each byte of data is shifted out. W hen the highest address is reached, the address counter will roll over to the
000000h address, allowing the entire memory to be read with a single FRDO instruction. The FRDO instruction
is terminated by driving CE# high (VIH).
If the FRDO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction
is ignored and will not have any effects on the current cycle.
Figure 8.6 Fast Read Dual Output Sequence
CE #
SCK
7
5
Data Out 1
Instruction = 3Bh
23
CE #
SCK
3
2
1
0
3-byte Address
High Impedance
22
21
...
0
1
2
3
4
5
6
7
8
9
10
...
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
Mode 3
Mode 0
...
tV
IO0
IO1
6
4
3
1
7
5
2
0
6
4
3
1
...
2
0
...
Data Out 2
IO0
IO1
8 Dummy Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com